

Annex Document Z Behavior Language for Embedded Systems with Software Normative v0.9 December 2, 2016

0

SAE Technical Standards Board Rules provide that: This report is published by SAE to advance the state of technical and engineering sciences. The use of this report is entirely voluntary, and its applicability and suitability for any particular use, including any patent infringement arising therefrom, is the sole responsibility of the user.

SAE reviews each technical report at least every five years at which time it may be reaffirmed, revised, or cancelled. SAE invites your written comments and suggestions.

Copyright ©2015 SAE International

Note to SAE International AS-2C AADL Standard Committee members:

This draft v0.9 has annotations in color and footnotes, that will be omitted from the balloted draft, especially for the Committee.

Direct quotes from Etienne's BA-with-errata revision of the original BA text going for informal ballot, are colored like this.

Parts concerning the merged formal semantics of BLESS with JP's synchronous semantics, are colored like this, and are indexed under 'JP'.

Quotations of BA, generate both footnotes and index entries under "BA quotation". References to BA paragraphs, of similar subject, but not quoted, get footnote and listings under "BA quotation", too, but are not colored.

Items related to BLESS reconciliation get footnotes and listing in the index under "Reconciliation".

Some of the significant differences between BA and BLESS get footnotes and listing in the index under "BLESS Differs from BA".

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of SAE. TO PLACE A DOCUMENT ORDER: Tel: 877-606-7323 (inside USA and Canada) 724-776-4970 (outside USA) Fax: 724-776-0790 Email: custsvc@sae.org SAE WEB ADDRESS: http://www.sae.org

Preface

- (1) The SAE Architecture Analysis and Design Language¹ (referred to in this document as AADL) is a textual and graphical language used to design and analyze the software and hardware architecture of performance-critical real-time systems. These are systems whose operation strongly depends on meeting non-functional system requirements such as reliability, availability, timing, responsiveness, throughput, safety, and security. AADL is used to describe the structure of such systems as an assembly of software components mapped onto an execution platform. It can be used to describe functional interfaces to components (such as data inputs and outputs) and performance-critical aspects of components (such as timing). AADL can also be used to describe how components interact, such as how data inputs and outputs are connected or how application software components are allocated to execution platform components. The language can also be used to describe the dynamic behavior of the runtime architecture by providing support to model operational modes and mode transitions. The language does not completely support. Extensions can take the form of new properties and analysis specific notations that can be associated with components and are standardized themselves.²
- (2) AADL was developed to meet the special needs of performance-critical real-time systems, including embedded real-time systems such as avionics, automotive electronics, or robotics systems. The language can describe important performance-critical aspects such as timing requirements, fault and error behaviors, time and space partitioning, and safety and certification properties. Such a description allows a system designer to perform analyses of the composed components and systems such as system schedulability, sizing analysis, and safety analysis. From these analyses, the designer can evaluate architectural tradeoffs and changes.³
- (3) AADL supports analysis of cross cutting impact of change in the architecture along multiple analysis dimensions in a consistent manner. Consistency is achieved through automatic generation of analysis models from the annotated architecture model. AADL is designed to be used with generation tools that support the automatic generation of the source code needed to integrate the system components and build a system executive from validated models. This architecture-centric approach to model-based engineering permits

¹SAE International standard AS5506C ²BA intro (1) ³PA intro (2)

³BA intro (2)

incremental validation and verification of system models against requirements and implementations against systems models throughout the development lifecycle.⁴

- (4) The original Annex D document defined a behavior modeling language that became known as 'BA' for Behavior Annex which targeted the following goals:
 - Describe the internal behavior of component implementations as a state transition system with guards and actions. However, the aim is not to replace programming languages or to express complex sub-program computations.
 - Extend the default run-time execution semantics that is specified by the core of the standard, such as thread dispatch protocols.
 - Provide more precise subprogram calls synchronization protocols for client-server architectures.
 - 5
- (5) BA was meant to abstractly model behavior for schedulability analysis, and the like, early in the system design process. The actual design artifact (i.e. Ada program) would be written by hand, albeit with some help from code generators to make sure program interfaces conform to architecture. Having the actual design artifacts, better estimates could be used to re-run the analyses, but the defined BA behavior would never be used in a product. Lack of a type system or semantics was no hindrance to such behavior modeling.
- (6) Concurrently, work began on a state-transition language that would have grammar as close to BA as possible, but diametrically opposite intent. The Behavior Language for Embedded Systems with Software (BLESS) would exactly represent behavior, that could be compiled down to machine code, precisely enough so formal methods could be used to verify that the executed code would conform to its specification. Consequently, a type system was created for to be consistent with both the AADL property types, and the AADL Data Modeling Annex (AS5506/2 Annex B). Every production in BLESS was formally defined. Assertions could be interspersed with behavior to be a proof outline, and used as a formal behavior interface specification language. Thus BLESS began to diverge from BA.
- (7) BLESS reconciles with BA (although there remain some differences), but also formal semantics for BA devised by Jean-Pierre Talpin for reasoning about system timing. Upon close inspection, it was realized that both systems of formal semantics defined different aspects of the same thing, at different levels of abstraction. Merger of semantics required (mostly) changing labels and representation.⁶ The formal semantics defined herein are not specific or restricted to any particular tools or formal methods, providing guidance as to meaning of BLESS text such that other formal methods and tools can be applied consistently.
- (8) BLESS specifications and behaviors can be attached to AADL models using an *annex subclause*. If applied to component type specifications, an annex subclause applies to all the associated implementations. If a component is extended, annex subclauses defined in an ancestor are applied to its descendants except when the later defines its own annex subclause of the same kind.
- (9) An annex subclause can be specified for a specific *mode* by appending an in modes clause.⁷ If the annex subclause is not mode specific, then it must be unique and it applies for all modes. If no mode-specific

⁴BA intro (3) ⁵BA scope (1) ⁶JP

⁷AS5506C §12 Modes and Mode Transitions

annex subclauses apply to a mode, then the behavior is undefined.⁸ The foregoing applies to all AADL annex sublanguages, not just the three defined by this document.

- (10) The arrival of events and event data on ports of a non-periodic thread is an external trigger for dispatching the thread; it initiates a transition defined in the AADL core standard⁹. A transmission request (a.k.a. event) on an outgoing port is an external trigger to the state transition system of a virtual bus or bus. Dispatch conditions are specified in terms of external triggers via event port, event data port, or time out. Dispatch does not depend on the input value, which can only impact the action following the dispatch.
- (11) The Behavior_Specification of a component may access a shared data component made accessible through a requires data access feature. The current data value of such shared data component available to the Behavior_Specification is determined at the time of access.
- (12) Grammar productions follow AS5506C with the exception of literal symbols.¹⁰ The standard way of writing literals in **bold** works fine for reserved words, but can be hard to see for symbols. To make literal symbols in grammar productions easier to see, they have been colored **purple**. Listings of examples have reserved words from AADL in **red**, and those new to BLESS in **blue**. There are a few exceptions, and some of the special symbols in BLESS are also **blue**.

⁸Best never to have behavior undefined in possible modes; explicitly state is does nothing in modes when not active. ⁹AS5506C §5.4.1

¹⁰AS5506C §1.5 Method of Description and Syntax Notation

Contents

Z.1 Sco	pe	12
Z.2 Ove	rview of BLESS Concepts	14
Z.3 Beh	avior Specification	17
Z.3.1	Component Behavior	18
Z.3.2	Behavior States	19
Z.3.3	Variables	22
Z.3.4	Transitions	24
Z.3.5	Execute Condition	26
Z.3.6	Internal Conditions	27
Z.3.7	Modal Conditions	27
Z.3.8	Synchronization	28
Z.4 Thre	ead Dispatch	29
Z.4.1	Dispatch Condition	29
Z.4.2	Timeout Dispatch	32
Z.4.3	abort and stop events	33
Z.4.4	Thread Providing Subprogram Dispatch	35
Z.5 Com	ponent Interaction	36
Z.5.1	Communication Action	36
Z.5.2	Freeze Port	37
Z.5.3	In Event Ports	38
Z.5.4	In Data Ports	38
Z.5.5	In Event Data Ports	39
Z.5.6	Concurrency Control	42
Z.5.7	Out Ports	43
Z.5.8	Subprogram Invocation	44
Z.6 Acti	on	47

Z.6 Action

Z.6.2 Asserted Action	
Z.6.3 Action	
Z.6.4 Basic Actions	
Z.6.4.1 Skip	49
Z.6.4.2 Assignment	
Z.6.4.3 Simultaneous Assignment	
Z.6.4.4 Computation Action	
Z.6.4.5 Issue Exception	
Z.6.5 Sequential Composition	
Z.6.6 Concurrent Composition	59
7 6 7 Alternative	55
7.6.8 Behavior Action Block	57
7.6.9 Forall	50
7.6.10 Loops	···· 57
7 6 10 1 While Loop	61
Z.0.10.1 Willie Loop	62
Z 6 10 3 Do-Until Loop	63
7.6.11 Exception Handling	
Z.0.12 LOUNING ACTIONS	
Z.0.13.1 Felcil-Adu	
$z.0.13.3$ Swap \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots	
Z.7 Behavior Expression	70
Z.7 Behavior Expression Z.7.1 Value	70
Z.7 Behavior Expression Z.7.1 Value	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant	70 70 71 71
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference	70 70 71 71
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name	70 70 71 71 71 71
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression	70 70 71 71 71 71 72 72
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression	70 70 71 71 71 71 72 73 75
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value	70 70 70 71 71 71 71 71 71 71 71 71 71 71 71 71 72 73 75 75 75 76 77 78
 Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value 	70 71717171727375757575767778 80
 Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types 	70
 Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types Z.8.2 Types are Sets 	70
 Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types Z.8.2 Types are Sets Z.8.3 BLESS Type Grammar 	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types Z.8.2 Types are Sets Z.8.3 BLESS Type Grammar Z.8.4 Data Components as Types	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types Z.8.2 Types are Sets Z.8.3 BLESS Type Grammar Z.8.4 Data Components as Types Z.8.5 Enumeration Type	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types Z.8.2 Types are Sets Z.8.3 BLESS Type Grammar Z.8.4 Data Components as Types Z.8.5 Enumeration Type	70
Z.7 Behavior Expression Z.7.1 Value Z.7.2 Value Constant Z.7.2.1 Property Constant Z.7.2.2 Property Reference Z.7.3 Name Z.7.4 Expression Z.7.5 Subexpression Z.7.6 Conditional Expression Z.7.7 Case Expression Z.7.8 Function Invocation Z.7.9 Port Value Z.8.1 Ideal Types Z.8.2 Types are Sets Z.8.3 BLESS Type Grammar Z.8.4 Data Components as Types Z.8.5 Enumeration Type Z.8.6 Number Type	70

Contents

Contents

	Z.8.8 Z.8.9 Z.8.10 Z.8.11	Recor Variar Type I Type F	d Type	86 87 88 90
Z.9	Asse	rtion		92
	Z.9.1	Asser	ion Annex Library	92
	Z.9.2	Asser	ion	93
	Z	.9.2.1	Formal Assertion Parameter	93
	7	9.2.2	Assertion-Predicate	94
	7	923	Assertion-Function	95
	7	924	Assertion-Enumeration	95
	793	Prodic		96
	2.3.5	0 2 1		07
	7	032		07
	7	022		08
	2	.9.3.3		90
	2	.9.3.4		100
	2	.9.3.5		100
	2	.9.3.0		101
	۲ ح	.9.3.7		102
	Z 7	.9.3.8		102
	۲ ۲	.9.3.9		103
		.9.3.10		103
	Z.9.4	Asser		104
	Z	.9.4.1	Timed Expression	106
	Z	.9.4.2	Parenthesized Assertion Expression	106
	Z	.9.4.3	Assertion-Value	107
	Z	.9.4.4	Conditional Assertion Expression	107
	Z	.9.4.5	Conditional Assertion Function	107
	Z	.9.4.6	Assertion-Function Invocation	108
	Z	.9.4.7	Assertion-Enumeration Invocation	109
Z.1	0Subp	rograr	1	112
	Z.10.1	Subpr	ogram Behavior	112
	Z.10.2	Subpr	ogram Basic Actions	114
	Z.10.3	Value	for Subprograms	114
	•			
1	Appe		Mathematics	115
	1.1	Sets		115
	1.2	Tuples		116
	1.3	Relati	ons	117
	1.4	⊢uncti	ons	118
	1.5	Seque	nces	119
	1.6	String	S	119
	1.7	Partia	Orders	119
	1.8	Graph	S	120

Contents

Contents

	1.9 Lattices 1.10 Meaning 1.11 Time 1.12 Values 1.12 Values 1.13 States 1.13.1 Lattice States 1.13.2 Behavior States 1.14 Arithmetic 1.15 Logic 1.16 Computation = Satisfaction 1.17 Clock 1.18 Timed Formula 1.19 Automata	120 121 122 123 123 124 124 124 124 125 126 126 127
	1.20 Synchronous Product	128 129 129 129
2	Appendix: Lexicon 2.1 Character Set 2.2 Lexical Elements, Separators, and Delimiters 2.3 Identifiers 2.4 Numeric Literals 2.4.1 Decimal Literals 2.4.2 Based Literals 2.4.3 Rational Literals 2.4.4 Complex Literals 2.5 String Literals 2.6 Comments	130 130 131 132 133 133 133 134 134 134
3	Appendix: Package and Properties	136
4	Appendix: Alphabetized Grammar	139
1		4 5 0

List of Figures

Z.6.1	6.1 Behavior Action Block Lattice	 	 	 	 58
Z.6.2	6.2 Single Fetch-Add	 	 	 	 66
Z.6.3	6.3 Two Fetch-Adds	 	 	 	 67
Z.6.4	6.4 Many Concurrent Fetch-Adds	 	 	 	 68
Z.10	10. Subprogram Satisfying Lattice	 	 	 	 112
1.1	1 Generic Lattice	 	 	 	 120
1.3	3 Lattice Combinations	 	 	 	 121
1.2	2 Two Lattices	 	 	 	 121

List of Tables

Z.4.1	Dispatch Protocol-Trigger Compatibility	31
Z.5.1 Z.5.2 Z.5.3	In Data Port AADL Runtime Service Call	39 40 43
Z.8.1	AADL and BLESS Type Equivalences	80
1.1	Boolean Function Truth Table	18
2.1	Special Character Names	131

Chapter Z.1

Scope

- (1) This document defines Architecture Analysis and Design Language (AADL) annex sublanguages to allow behavior specifications to be attached to AADL components, superseding the previous Annex D, collectively called 'BAv2':
 - a reactive, state machine language called Behavior_Specification, and
 - a programming language for subprograms called Subprogram.
- (2) Behavior_Specification is meant to be an AADL annex sublanguage for thread and device components that interact with other components through events on ports, and have indefinite lifetimes.
- (3) Subprogram is meant to be an AADL annex sublanguage for subprogram components that are passively invoked with input parameters, execute for a finite duration, returning output parameters upon termination.
- (4) Both Behavior_Specification and Subprogram allow insertion of optional non-executable assertions defined in Chapter Z.9 Assertion. Assertions may be used as a behavior interface specification language (BISL) or to express what is true about the program (or system) in states, or at points of execution. Formal semantics are defined as Hoare triples: if I know P is true (precondition), and I do S, then Q will be true (postcondition). P and Q would be assertions, while S would be some action defined in Chapter Z.6 Action.

This document is organized into

Annex Z.1: Scope this chapter

Annex Z.2: Overview of Behavior Annex Concepts provides background and conceptual overview

Annex Z.3: Behavior Specification defines the syntax and semantics of the state automaton used for the Behavior_Specification annex subclause.¹

¹BA D.1(4)

- Annex Z.4: Thread Dispatch defines the syntax and semantics of the dispatch condition language used to specify the conditions for a thread dispatch that are a refinement of the default thread dispatch conditions specified in the core AADL standard.²
- Annex Z.5: Component Interaction defines the syntax and semantics of the interaction operations used to specify the component interaction with other components through its port, subprogram, and data access features.³
- Annex Z.6: Action defines the syntax and semantics of the action language used to specify the transition actions of the automaton.⁴
- Annex Z.7: Expression defines the syntax and semantics of the expression language used in the various parts of the behavior annex.⁵
- Annex Z.8: Type defines the syntax and semantics of the type language which may be used in variable declarations in lieu of data component names defined using the Data Modeling language.
- Annex Z.9: Assertion defines the syntax and semantics of the **assertion language** which allows formal statements of what is true about the system when events or data are received or issued by ports, threads occupy states, during performance of an action, or always true (invariant) of a component.
- Annex Z.10: Subprogram defines the restrictions of the action and expression languages for behaviors of subprograms defined in Subprogram annex subclauses.
- Appendix 1: Mathematics introduces all the mathematical concepts and notation used in this document.
- Appendix 2: Lexicon defines the language elements used in this document, which are the same as the core AADL in AS5506B.
- Appendix ??: Language Subsets defines useful subsets of BAv2 for various purposes.
- Appendix 3: Package and Properties describes the predeclared property sets and package defined for BAv2.
- Appendix 4: Alphabetized Grammar provides a list of all grammar productions, in alphabetical order, with links to where the production is defined.

²BA D.1(4)

 ${}^{3}BA D.1(4)$

Chapter Z.1. Scope

⁴BA D.1(4) ⁵BA D.1(4)

Chapter Z.2

Overview of BLESS Concepts

- (1) The Behavior_Specification annex is expressed as state transition systems with guards and actions. The behaviors described in this annex must be seen as specifications of the actual behaviors: they can therefore be non- deterministic. They are based on state variables whose evolution is specified by transitions that can be characterized by conditions and actions. The action language can make use of all the visible declarations that are described in the encompassing AADL specification. When such an annex is defined in the scope of a component type declaration, then it applies as a default behavior to all the implementations of that type.¹
- (2) The state transition system of a Behavior_Specification consists of a collection of states and transitions between the states. The state automaton has one initial state, from which the automaton behavior starts. The state automaton also has one (or more) final states. When this state is reached the behavior is considered to have completed. The state automaton can have complete states that represent temporary suspension of execution and resumption based on external trigger conditions. Finally, the state automaton can have discrete states of execution behavior.²
- (3) These state transition systems can be used to specify the sequential execution behavior of an AADL subprogram, the dispatch, mode, input, and output behavior of AADL threads or devices, the protocol behavior of AADL virtual buses and buses, the dynamic behavior of a process or system, etc. The behavior from the initial state to a final state typically represents the execution behavior of a subprogram with one or more return points.³
- (4) The behavior of a component such as a sampling periodic thread or a thread processing commands, may start in an initial state; initialize itself and suspend itself at a complete state; reactivate from the complete state repeatedly based on time or the arrival of an external event or message; transitioning from the initial state to the first complete state, or between complete states may involve transitioning to intermediate

¹BA D.2(1) ²BA D.2(2) ³BA D.2(3)

computational states; a termination request results in a transition to a final state.⁴

- (5) The transitions of a state transition system specify behavior as a change of the current state from a source state to a destination state. A condition determines whether a transition is taken, and an action is performed when the condition evaluates to true. Transition priorities control the evaluation order to transition conditions, thus, the transition to be taken if the conditions of multiple transitions hold; otherwise the transition choice is non- deterministic. Transition conditions fall into two categories: conditions that affect the execution of a thread based on external triggers (dispatch conditions); and conditions that model behavior within an execution sequence of a thread, subprogram or other component (execution conditions) and are based on input values from ports, shared data, parameters, and behavior variable values.⁵
- (6) The timed dispatch protocol of the core AADL standard specifies a time out condition for dispatches relative to the previous dispatch. The Behavior_Specification allows the modeler to define dispatch time out conditions relative to the previous completion as well as time out conditions on blocks of behavior actions. Furthermore, the Behavior_Specification allows modelers to specify what behavior is to occur when such time outs occur.⁶
- (7) When a component is specified in the core AADL model to have modes, then the Behavior_Specification supports the specification of mode-specific behavior.⁷
- (8) A subprogram call is an external trigger to the state transition system of a subprogram. The arrival of events and event data on ports of an non periodic thread is an external trigger for dispatching the thread; it initiates a transition in the hybrid state automaton defined in the AADL core standard⁸ as well as the state transition system of the Behavior_Specification of the thread. The transmission request on an outgoing port is an external trigger to the state transition system of a virtual bus or bus. Dispatch conditions are specified in terms of external triggers via event port, event data port, calls received on provides subprogram access features, or time out. Dispatch does not depend on the input value, which can only impact the action following the dispatch.⁹
- (9) External trigger conditions, consumption of input and generation of output must be consistent with the input/output semantics of the core AADL standard. For example, if the core model specifies a subset of the ports to be external dispatch triggers, then the external trigger condition can only specify conditions on this subset. Similarly, additional ports can be specified in both the core model and in the Behavior_Specification to indicate that the port content is frozen at dispatch time. These two specifications must be consistent.¹⁰
- (10) Input on ports is frozen according to the semantics of the core AADL standard¹¹ and made available to the application Behavior_Specification in the form of a port variable. Newly arriving data, events, and event data do not affect the content of the port variable. In the case of a data port the current value at input freeze time is made available. In the case of event ports and event data ports the port queue content is handled according to the specified dequeuing protocol. One, several, or all dequeued elements are made

⁴BA D.2(4)
 ⁵BA D.2(5)
 ⁶BA D.2(6)
 ⁷BA D.2(7)
 ⁸AS5506B §5.4.1 Thread States and Actions
 ⁹BA D.2(8)
 ¹⁰BA D.2(9)
 ¹¹AS5506B §8.3.2 Port Input and Output Timing

Chapter Z.2. Overview of BLESS Concepts

available to the <code>Behavior_Specification</code>. 12

(11) The Behavior_Specification of a component may access a shared data component made accessible through a requires data access feature. The current data value of such shared data component available to the Behavior_Specification is determined at the time of access.¹³

¹²BA D.2(10)

¹³BA D.2(11)

Chapter Z.2. Overview of BLESS Concepts

Chapter Z.3

Behavior Specification

(1) Behavior specifications can be attached to any AADL component types and component implementations using an annex subclause¹ with label Behavior_Specification.²

annex Behavior_Specification {** . . . **};

- (2) When defined within component type specifications, it represents behavior common to all the associated implementations. If a component type or implementation is extended, behavior annex subclauses defined in the ancestor are applied to the descendent except if the later defines its own behavior annex subclause.³ However, AS5506B §5.4 Threads, defines standard behavior for thread scheduling and interaction. Any component with a behavior specification must conform to the standard for threads, regardless of its component classifier. Therefore, references to 'thread' should be considered applicable to any component with a behavior specification annex subclause.
- (3) A behavior annex subclause may be interpreted as a refinement of a call sequence section in a thread or subprogram component implementation. If both a call sequence section and a behavior annex subclause with subprogram call actions are defined for the same component implementation, then all the subprogram calls specified in the former must be reflected in the latter, although the call order may differ.⁴⁵
- (4) Mode-specific behavior by appending an annex subclause with an in modes clause.⁶ Alternatively, a mode can be reflected by a complete state of the same name in the Behavior_Specification and mode transition behavior can be modeled as a transition out of such a complete state whose condition identifies the event port named in the mode transition, if specified in the core AADL model.⁷

¹BA D.3(1)

²Implementations may also accept annex labels BAv2 or BLESS equivalently.
³BA D.3(1)
⁴BA D.3(22)
⁵Reconciliation: call sequence
⁶AS5506B §12 Modes and Mode Transitions
⁷BA D.3(3)

Z.3.1 Component Behavior

- (1) Component behavior is defined by a state transition system. A state transition system has a set of states, a set of local variables some of which may have initial values, and a set of transitions. The transitions of a state transition system specify behavior as a change of the current state from a source state to a destination state.
- (2) Component behaviors may have an *assert clause* listing labelled assertions to be used by other assertions.
- (3) Component behaviors may have an *invariant clause* that must be true of every state.

Grammar⁸ 9

```
behavior_annex ::=
  [ assert { assertion }+ ]
  [ invariant assertion ]
  [ variables ]
  states { behavior_state }+
  [ transitions ]
```

Legality Rule

(L1) Component behaviors must have at least two states (initial and final) and at least one transition.¹⁰

Naming Rule

(N1) The variable, state, and transition identifiers must be unique within an annex subclause, and may not also be data subcomponents, component features, or mode identifiers—except for complete state identifiers which may be mode identifiers.¹¹

Consistency Rules

- (C1) If a component type or implementation is extended, behavior specification defined in the ancestor are applied to the descendent except if the later defines its own behavior specification.¹²
- (C2) A behavior specification of a subcomponent overrides the behavior specification of its containing component if they conflict.¹³

Semantics

(S1) A Behavior_Sepcification defines an automaton (Appendix 1.19), A, as behavior for the component (usually a thread) which contains it in an annex subclause, $A = (S_A, s_0, V_A, P_A, T_A, C_A)$. Its states, S_A are defined in the states section having unique initial state s_0 . Its persistent variables, V_A are defined in the variables section. Its ports, P_A are defined by its containing component. Its transitions, T_A are defined in

¹⁰BA D.3(L1)

Chapter Z.3. Behavior Specification

Z.3.1. Component Behavior

 $^{^8}BLESS$ Differs from BA: <code>assert</code> and <code>invariant</code> sections

⁹BLESS Differs from BA: mandatory states keyword

¹¹BA D.3(N1)

¹²BA D.3(C1) ¹³BA D.3(C2)

the transitions section. Its constraints, C_A , are defined in ..., denoted by multi-sorted logical formula F_A .¹⁴¹⁵

Z.3.2 Behavior States

- (1) The states section declares all the states of the automaton. Some states may be qualified as initial state, final state, or complete state, or combinations thereof. A state without qualification will be referred to as execution state. A behavior automaton starts from an initial state and terminates in a final state.¹⁶ A behavior state may have an assertion that holds when that state is current.
- (2) The core AADL standard defines runtime execution states for threads.¹⁷ These states include an *initial* state (thread halted), a *complete* state (awaiting dispatch,) and a *final* state (stopped thread).

Grammar

```
behavior_state ::=
    behavior_state_identifier : [initial] [complete] [final] state
    [ assertion ] ;
    <sup>18 19</sup>
```

- (3) The behavior specification of components other than subprograms consists of an initial state, one or more final states, one or more complete states, and zero or more execution states. A transition out of the initial state is triggered by the initialize action defined in the core AADL standard. Execution states may be used to represent intermediate initialization steps. Upon completion of initialization a complete state is reached. In a behavior specification, the initial state can be a complete state (i.e. an initial complete state). Such a state is an implicit superposition of two states, an initial state and a complete state, connected by an implicit transition. This implicit transition, from the implicit initial state towards the implicit complete state, is triggered by the initialize action defined in the core standard. No condition can be associated to this implicit transition. No other action than the initialization action defined in the core standard (i.e. call to the Initialize_Entrypoint as defined by a property in the core language) can be associated to the implicit transition. Note that entering (resp. exiting) an initial complete state stands for entering (resp. exiting) the implicit complete state. This means that no transition can reach the implicit initial state.²⁰
- (4) In the case of subprograms, the automaton consists of one initial state representing the starting point of a call, zero or more intermediate execution states, and one final state. A final state represents the completion of a call. The complete state is not used in behavior specifications of subprograms.²¹
- (5) When a component has modes it may also have a separate behavior annex subclause for each mode. In this case, a mode transition results in a transition from the complete state of the current mode behavior automaton to the initial state of the behavior automaton of the new mode.²²

Chapter Z.3. Behavior Specification

14 **IP**

¹⁵Constraints such as C_A do not seem to have grammar for them.
¹⁶BA D.3(8)
¹⁷AS5506B §5.4.1 Thread States and Actions
¹⁸BLESS Differs from BA: single state identifier allowed
¹⁹BLESS Differs from BA: states may have assertions
²⁰BA D.3(24)
²¹BA D.3(9)
²²BA D.3(13)

- (6) At least one state must be labeled final. There may be no transitions from a final state (unless it's also a complete state). The final state may be entered via a normal transition, abort transition, stop transition, or invocation of the component's *Finalize_Entrypoint.*²³ A state that is qualified as final, and is not at the same time initial or complete, cannot accept outgoing transitions. If the purpose of the behavior annex is to provide a specification of the intended behavior of a component, then the use of several final states is allowed. Otherwise, if the purpose is to provide a deterministic representation of the implementation of the internal behavior of the component, then only one final state must be defined.²⁴
- (7) Entering a complete state suspends the component until its next dispatch. Reaching a complete state can be interpreted as calling the Await_Dispatch run-time service. Thus a component is suspended if it performs a transition to a complete state, after having executed the action associated to the transition. The next dispatch will restart the thread from that state.²⁵
- (8) Execution states are transitory allowing computations upon dispatch to be subdivided into steps. From every execute state there must be at least one transition leaving that state with an enabled transition condition. Upon dispatch, a finite number of execute states may occur before entering a complete or final state.
- (9) Upon completion of initialization a complete state is reached starting from the initial state, and perhaps a finite number of execution states.
- (10) In a behavior specification, the initial state can be a complete state (i.e. an initial complete state). Such a state is an implicit superposition of two states an initial state and a complete state connected by an implicit transition. This implicit transition from the implicit initial state towards the implicit complete state is triggered by the initialize action defined in the core standard. No condition can be associated to this implicit transition. No other action than the initialization action defined in the core standard (i.e. call to the Initialize_Entrypoint as defined by a property in the core language) can be associated to the implicit transition. Note that entering (resp. exiting) an initial complete state stands for entering (resp. exiting) the implicit complete state.
- (11) An initial state can be a complete state and a final state as well (i.e. an final complete state). Such a state is an implicit superposition of three states an initial state, a complete state, and a final state connected by two implicit transitions. The first transition, from the implicit initial state towards the implicit complete state, can only be triggered by the initialization action as defined in the core standard. The second transition, from the implicit complete state and towards the implicit final state, can only be triggered by the reception of a stop event. Note that exiting (respectively entering) an initial final complete state stands for exiting (resp. entering) the implicit complete state. No other action than the initialization action (call to the initialize_entrypoint as defined by a property in the core language) can be associated to the first implicit transition. No other action than the finalization action (represented by the finalize_entrypoint property from the core language) can be associated to the second implicit transition. No execution condition can be associated to those two implicit transitions.²⁷

Legality Rules

²³AS5506B §5.4.1 Thread States and Actions
 ²⁴BA D.3(12)
 ²⁵BA D.3(12)
 ²⁶BA D.4(7)
 ²⁷BA D.4(8)

Chapter Z.3. Behavior Specification

Z.3.2. Behavior States

- (L1) A Behavior_Specification component behavior annex specification must define one initial state. A Behavior_Specification component behavior annex specification must define at least one final state.²⁸
- (L2) Transitions from an execute source, have execute conditions, which are boolean expressions evaluated by the component.
- (L3) Transitions from a complete source, have dispatch conditions, evaluated by the AADL runtime services. 29
- (L4) Transitions from states that are final only (not also complete or initial) are not allowed.³⁰
- (L5) A behavior annex specification for a thread, device, and other components awaiting dispatch or awaiting a mode transition, must define at least one complete state and one initial state. This may be the same state.³¹
- (L6) A behavior annex specification for threads and other components with initialization and finalization entrypoints may explicitly model the initialization and finalization by including one initial state and one or more final states.³²
- (L7) A behavior annex specification for a subprogram must not define any complete states.³³

Consistency Rules

- (C1) A Behavior_Specification for a thread must be consistent with the core AADL semantics.³⁴
- (C2) If a component type or implementation is *extended*, behavior annex subclause defined in the ancestor are applied to the descendent except if the later defines its own behavior annex subclause.³⁵
- (C3) A behavior annex subclause of a subcomponent overrides the behavior annex subclause of its containing component if they conflict.³⁶
- (C4) The behavior annex state transition system must not remain blocked in an *execution* state. This means that the logical disjunction of all the execute conditions associated with the transitions out of an execution state must be true.³⁷
- (C5) If the behavior annex defines transitions from a complete state that represents a mode in the containing component, then the transition condition associated with these transitions must be consistent with the corresponding mode transition triggers.³⁸³⁹
- (C6) In behavior transitions, mode conditions can be used to describe mode transitions in any component classifier, except those belonging to the category of threads and subprograms. In components of these categories,

²⁸BA D.3(L1)
 ²⁹BA D.3(L6), BA D.3(L7)
 ³⁰BA D.3(L8)
 ³¹BA D.3(L3)
 ³²BA D.3(L4)
 ³³BA D.3(L2)
 ³⁴AS5506B §5.4 Threads
 ³⁵BA D.3(C1)
 ³⁶BA D.3(C2)
 ³⁷BA D.3(C3)
 ³⁸AS5506B §12 Modes and Mode Transitions
 ³⁹BA D.3(C4)

SAE INTERNATIONAL

execute conditions and/or dispatch conditions should be used to describe behavior transitions.⁴⁰

Semantics

- (S1) Entering a complete suspends execution until next dispatch, and sends all pending outputs.
- (S2) Where S_t is the behavior state of the component at time t, \underline{i} is a satisfying interval, s is a behavior state, d is a dispatch condition, and A is an assertion:

$$\begin{split} \mathfrak{M}_{\underline{i}}[\![\text{ s initial state; }]\!] &\equiv S_{start(\underline{i})} = s \\ (\text{the initial state is the state at the start of the interval}) \\ \mathfrak{M}_{\underline{i}}[\![\text{ s final state; }]\!] &\equiv S_{end(\underline{i})} = s \\ (\text{the final state is the state at the end of the interval}) \\ \mathfrak{M}_{\underline{i}}[\![\text{ s complete state; }]\!] &\equiv \forall t \in \underline{i} \mid (S_t = s) \to \neg \mathfrak{M}_t[\![d]\!] \land suspended(t) \\ (\text{for all time, component is suspended and the dispatch condition is false when in a complete state)} \\ \mathfrak{M}_{\underline{i}}[\![\text{ s } <<\!A\!>> state;]\!] &\equiv \forall t \in \underline{i} \mid (S_t = s) \to \mathfrak{M}_t[\![A]\!] \\ (\text{for all time, when in a state, its assertion is true}) \end{split}$$

Example

```
states
start : initial state;
fill : complete state
    <<SpO2_INV() and (num_samples<#PulseOx_Properties::Num_Trending_Samples)>>;
check : state;
run : complete state;
halt : final state; --normal termination
fail : final state; --error termination
```

Z.3.3 Variables

(1) A variables clause declares identifiers that represent either local behavior variables in the scope of the current annex subclause, or a reference to an external data component. Variables can be used to keep track of intermediate results within the scope of the annex subclause. They may hold the values of out parameters on subprogram calls to be made available as parameter values to other calls, as output through enclosing out parameters and ports, or as value to be written to a data component in the AADL specification. They can also be used to hold input from incoming port queues or values read from data components in the AADL specification.⁴¹ Values of variables are persistent across the various invocations of the same behavior annex subclause.^{42 43}

```
Grammar
```

variables ::= variables { behavior_variable }+

```
<sup>40</sup>BA D.3(C5)
```

41BA D.3(6)

⁴²BLESS Differs from BA: variable persistence

⁴³BLESS Differs from BA: variables have no property associations

```
behavior_variable ::=
  local_variable_declarator { , local_variable_declarator }* :
    [ modifier ] type [ := value_constant ] [ assertion ] ; 44 45 46
declarator ::= identifier { array_size }*
array_size ::= [ natural_value_constant ]
modifier ::= nonvolatile | constant | shared | spread | final
```

- (2) Variables that retain state when the system is powered off are *nonvolatile*. Variables oxymoronically-declared to be *constant* may not be assigned except during initialization. Targets of combinable operations must be declared *shared*. Arrays whose concurrent access is controlled using combinable operations are declared *spread*, as in spread across memory banks to minimize bank conflict on concurrent accesses.⁴⁷ Variables that may only be assigned once are labeled *final*.
- (3) Behavior variable declarations can indicate that a requires data access is shared. Only shared variables may be targets of combinable operations.

Legality Rules

- (L1) Variables may have initialization expressions.
- (L2) Referenced external data components must be requires data access features of the component.⁴⁸
- (L3) Variables labeled final may only be assigned once.
- (L4) Variables labeled constant may not be assigned values except by their declaration.

Semantics

(S1) Where v is a behavior variable identifier, T is a type, e is an expression, and d is a data component identifier:

 \mathfrak{M} [**variables** v:T;]] = $\exists v \in T$ (there exists a variable v of type T)

\mathfrak{M} [[variables v:T:=e;]] = $\exists v \in T \land \mathfrak{M}_{start(i)}$ [[v]] = \mathfrak{M} [[e]]

(there exists a variable v of type T with a value of e at the beginning of the interval)

Example

```
variables
nts : constant integer:=#PulseOx_Properties::Num_Trending_Samples;
spo2 : array [1 ..nts] of PulseOx_Types::Sp02:=0; --holds Sp02 history
spo2_nxt : array [1 ..nts] of PulseOx_Types::Sp02:=0;
num_samples : integer:=0; --counts samples while filling
```

⁴⁴BLESS Differs from BA: type more general

- ⁴⁵BLESS Differs from BA: has variable assertion
- ⁴⁶BLESS Differs from BA: no variable properties

⁴⁷If you're not seeking speed-up of computation via concurrent execution, you won't need shared or spread.

⁴⁸AS5506B §8.6 Data Component Access

Z.3.4 Transitions

- (1) In a Behavior_Specification, transitions define dynamic behavior. When the component's current state is one of the source states of a particular transition, and the condition for transition evaluates to true, the current state will become the destination state after an action (if supplied) is performed. A transition's Assertion, if supplied, is invariant during the transition.
- (2) A transition may be identified by a *label*. The label contains a transition identifier and an optional priority number. Transition priorities control the evaluation order of transition guards.⁴⁹ The evaluation order of two transitions with the same priority is non-deterministic. Transitions with no specified priority have the lowest priority.⁵⁰
- (3) Actions can be performed by a transition before entry of the destination state. If a transition is enabled, the actions are performed and then the state specified as the destination of the transition becomes the new current state.^{51 52}

```
Grammar
```

```
transitions ::= transitions { behavior_transition }+
behavior_transition ::=
   [ behavior_transition_label : ]
   source_state_identifier { , source_state_identifier }*
   -[ [ transition_condition ] ]-> destination_state_identifier
   [ { [ behavior_actions ] } ] [ assertion ] ;
   behavior_transition_label ::=
      transition_identifier [ [ priority_natural_literal ] ]
transition_condition ::=
   dispatch_condition | execute_condition
   | mode_condition | internal_condition <sup>54</sup>
```

- (4) When the source state of a transition is a state where the component is waiting for dispatch, and if its dispatch protocol is not periodic, then the condition is a *dispatch condition* that specifies the triggering events in terms of event port, event data port, calls received on provides subprogram access features, or time out. Otherwise, when the source state is an execute state of the component, the condition is an *execute condition* on state variables and received input values.
- (5) The core AADL standard defines dispatch conditions for threads in terms of a disjunction of trigger conditions as result of arrival of events or event data on incoming ports of subprogram access features. A subset of ports involved in the triggering of a dispatch may be specified through the Dispatch_Trigger property. The behavior specification can refine this dispatch condition into a Boolean condition that is associated with a transition out of a complete state.⁵⁵

⁴⁹Reconciliation: transition priority

⁵⁰BA D.3(19)

⁵¹**Reconciliation:** behavior action block

⁵²BA D.3(20)

⁵³BLESS Differs from BA: transitions may have assertions

⁵⁴BLESS Differs from BA: mode instead of external condition

⁵⁵BA D.3(26)

- (6) A dispatch trigger may result in a transition out of a complete state and to one of the states defined in the Behavior_Specification (either an execution state or a complete state). A dispatch trigger can be the arrival of input on ports, a subprogram call initiated by another thread, or a timed event (periodic dispatch or timeout). Reaching a complete state can be interpreted as calling the Await_Dispatch run-time service. Thus a component is suspended if it performs a transition to a complete state, after having executed the action associated to the transition. The next dispatch will restart the thread from that state.⁵⁶
- (7) When the Dispatch_Protocol property is timed or hybrid, the value of the time out dispatch condition is given by the Period property of the component.⁵⁷
- (8) An empty transition condition is equivalent to a condition that is always true.⁵⁸

Legality Rule

- (L1) A behavior specification for threads and other components must have one initial state and one or more final states.⁵⁹
- (L2) Behavior transitions having Assertions must have labels.
- (L3) Transitions from states that are final only are not allowed.⁶⁰
- (L4) A behavior specification for a thread, device, and other components that can be suspended awaiting dispatch or awaiting a mode transition, must define at least one complete state and one initial state. This may be the same state.⁶¹

Consistency Rules

- (C1) The state transition system must not remain blocked in an execution state. This means that the logical disjunction of all the execute conditions associated with the transitions out of an execution state must be true.⁶²
- (C2) If the behavior specification defines transitions from a complete state that represents a mode in the containing component, then the transition_condition associated with these transitions must be consistent with the corresponding mode_transition_triggers.⁶³⁶⁴

Semantics

(S1) A behavior_transition defines multiple transitions $(s, V_s, I_A, g, d, V_d, O_A, f) \in T_A$ of automaton A, because there are many possible input values, variable valuations, and output values for a transition from the source state to the destination state (Annex 1.19). The transition only occurs when the automaton occupies the source state transition_condition is true, which may be an execute condition if the source state is an execution state, or a dispatch condition if the source state is a complete state.⁶⁵

⁵⁶BA D.3(27)
⁵⁷BA D.3(28)
⁵⁸BA D.3(N2)
⁵⁹BA D.3(L3)
⁶⁰BA D.3(L8)
⁶¹BA D.3(L8)
⁶²BA D.3(C3)
⁶³BA D.3(C3)
⁶⁴AS5506B 12 Modes and Mode Transitions
⁶⁵JP

Chapter Z.3. Behavior Specification

Z.3.4. Transitions

(S2) The behavior_transition_label, if present, defines a label, m, which represents the clock (Annex1.17) for the transition, m̂, when the transition occurs. For transition m:s-[g]-d;, its clock is m̂⇔ (s and g).⁶⁶

Example

```
transitions
sptt0: start-[]->fill{};
sptt1: fill-[on dispatch]->check { . . . };
sptt2a: check-[num_samples<#PulseOx_Properties::Num_Trending_Samples]->fill
    {(spo2',num_samples':=spo2,num_samples)};
sptt2b: check-[num_samples=#PulseOx_Properties::Num_Trending_Samples]->run
    {(spo2',num_samples':=spo2,num_samples)};
sptt2c: check-[num_samples>#PulseOx_Properties::Num_Trending_Samples]->fail{};
```

Z.3.5 Execute Condition

(1) Any transition leaving an execute state must have an *execute condition*.⁶⁷ Execute conditions are boolean expressions that may only contain references visible within the component, such as ports and local variables.

execute_condition ::= boolean_expression_or_relation | timeout | otherwise

Legality Rule

(L1) Any transition with an execute state as its source must have an execute condition, or nothing which is the same as true.

Semantics

(S1) Where s and d are behavior states in S with Assertions A_s and A_d ,

states . . . s:state <<As>>; d:state <<Ad>>>; . . .

 $S_{start(i)}$ is the behavior state at time start(i), $S_{end(i)}$ is the behavior state at time end(i), b is a behavior condition, w is an asserted action, C is an Assertion, and i is a satisfying interval:

$$\mathfrak{M}_{\underline{i}}[[\texttt{transitions } s-[b] \rightarrow d]] \equiv \begin{array}{c} S_{start(\underline{i})} = s, \\ S_{end(\underline{i})} = d, \\ \end{array}$$

$$\mathfrak{M}_{start(\mathbf{i})}\llbracket A_s \wedge b \rrbracket \to \mathfrak{M}_{end(\mathbf{i})}\llbracket A_d \rrbracket$$

(a transition from *s* to *d* on condition *b* over a subinterval *i*, must start in *s* with A_s , end in *d* with A_d , and the conjunction of the condition *b* and A_s at the beginning, must imply A_d at the end)

$$\mathfrak{M}_{\underline{i}}[[\texttt{transitions } s-[b] \rightarrow d \{w\}]] \equiv \begin{array}{l} S_{start(\underline{i})} = s, \\ S_{end(\underline{i})} = d, \\ \mathfrak{M}_{start(\underline{i})}[[A_s \land b]] \rightarrow wp(w, \mathfrak{M}_{end(\underline{i})}[[A_d]]) \end{array}$$

(a transition from *s* to *d* on condition *b* with action *w* over a subinterval $\frac{i}{b}$, must start in *s* with A_s , end in *d* with A_d , and the conjunction of the condition *b* and A_s at the beginning, must imply the weakest precondition of *w*

⁶⁶JP ⁶⁷BA D.3(18)

Chapter Z.3. Behavior Specification

Z.3.5. Execute Condition

SAE INTERNATIONAL

and A_d at the end)

```
\mathfrak{M}_{\underline{i}}[[\texttt{transitions } s-[b] \rightarrow d \{w\} <<\!\!<\!\!<\!\!<\!\!<\!\!\!> ]] \equiv \begin{bmatrix} S_{start(\underline{i})} = s, \\ S_{end(\underline{i})} = d, \\ \mathfrak{M}_{start(\underline{i})}[[A_s \land b]] \rightarrow wp(w, \mathfrak{M}_{end(\underline{i})}[[A_d]]), \\ \mathfrak{M}_{\underline{i}}[[C]] \end{bmatrix}
```

(a transition from *s* to *d* on condition *b* with action *w* and Assertion *C* over a subinterval \underline{i} , must start in *s* with A_s , end in *d* with A_d , and the conjunction of the condition *b* and A_s at the beginning, must imply the weakest precondition of *w* and A_d at the end; the Assertion *C* must be true throughout \underline{i})⁶⁸

(S2) Semantics of in data and in event data ports are defined in §?? and §?? respectively.

Z.3.6 Internal Conditions

(1) Internal events may be used to represent interactions among annexes. In the scope of a behavior annex subclause, an internal feature may be used to describe under which circumstances an event is sent from either an internal event port or an internal event data port.⁶⁹

Grammar

```
internal_condition ::= on internal
    internal_port_name { or internal_port_name }*
```

Z.3.7 Modal Conditions

- (1) The function in mode tests whether the current local mode is among the identifiers listed. The mode identifiers must be among those of the behavior annex subclauses in modes clause, if any, and the modes of its thread component.
- (2) When the state machine is used to define mode transitions, complete state identifiers match mode identifiers for the component. Leaving a mode-state requires a transition with a *mode condition* which may be triggered by an event (data) arriving or leaving an event (data) port of the component or one of its subcomponents.⁷⁰

```
Grammar
```

```
mode_condition ::= on trigger_logical_expression<sup>71</sup>
```

```
trigger_logical_expression ::= event_trigger { logical_operator event_trigger }*
```

```
<sup>68</sup>The Assertion in behavior transitions between the action and the terminating semicolon was changed from a post-condition to an invariant that holds during the transition. Previously, during execution of an action, a component was in no state. In no state, none of the state Assertions necessarily holds. This made it impossible to write a component invariant that was always true. By defining transitions' Assertions to hold during execution of its transition, the intrinsic component invariant becomes the disjunction of all state and transition Assertions.
```

```
<sup>69</sup>BA D.5(17)
```

⁷⁰BLESS Differs from BA: mode trigger

⁷¹BLESS Differs from BA: mode instead of external condition

(N1) If any complete state identifier is a mode identifier, then all complete state identifiers in that annex subclause must also be mode identifiers.

Consistency Rules

- (C1) Modal behavior must conform to AS5506B §12, Modes and Mode Transitions.75
- (C2) If transitions from a complete state that represents a mode in the containing component, then the behavior_condition associated with these transitions must be consistent with the corresponding mode_transition_triggers of a mode_transition.⁷⁶⁷⁷⁷⁸

Z.3.8 Synchronization

- (1) An automaton is said well synchronized iff all its transitions from one complete state to another can be performed using one big step (Annex 1.22). If all series of transitions from one complete state to another in an automaton do not use an output port twice or more, then the automaton is well synchronized. ⁷⁹
- (2) For a well-synchronized automaton, one can reduce the execution states introduced in the representation of action sequences by substituting variable names by their definitions in the formula that use them. For instance, $\{(s1, g1, s, v = u), (s, g2, s2, f2,)\}$ can be reduced as $\{(s1, g1 \land (g2[v/u]), s, v = u \land (f2[v/u]))\}$. One can also reduce action sequences and action sets by composing formulas representing independent actions. For instance, $\{(s1, g1, s, p1 = v1), (s, g2, s2, p2 = v2)\}$ can be reduced as $\{(s1, g1 \land g2, s2, p1 = v1 \land p2 = v2)\}$ iff $p1 \neq p2$, and so on. A well-synchronized automaton can be represented without execution states. ⁸⁰

⁷²BLESS Differs from BA: restricted to subcomponent port

Chapter Z.3. Behavior Specification

Z.3.8. Synchronization

 $^{^{73}}Reconciliation: \texttt{cand} \rightarrow \texttt{and}$ then

⁷⁴**Reconciliation:** cor \rightarrow or else

⁷⁵BA D.3(C4)

⁷⁶BA D.4(C4)

⁷⁷AS5506B §12 Modes and Mode Transitions

⁷⁸Reconciliation: mode

⁷⁹JP ⁸⁰IP



Thread Dispatch

Z.4.1 Dispatch Condition

- (1) Any transition leaving a complete state must have a *dispatch condition* that begins on dispatch. When a component has Periodic dispatch protocol, no *dispatch expression* is needed. For components with other dispatch protocols, a dispatch expression determines when a component is dispatched.
- (2) A dispatch condition must be met to transition from a complete state.¹ A dispatch condition determines whether a transition is taken, and an action is performed when the condition evaluates to true. A dispatch condition is a Boolean-valued expression (disjunction of conjunctions of dispatch triggers) that specifies the logical combination of triggering events for the next dispatch. A *dispatch trigger* can be the arrival of an event or event data on an event port or an event data port, the receipt of a call on a provided subprogram access, or a timed event–either periodic dispatch or timeout). The ports used in the dispatch condition must be consistent with the ports listed in the core AADL model as dispatch triggers.
- (3) A dispatch trigger can be the arrival of events or event data on ports, calls on provides subprogram access features, the stop event, and occurrence of dispatch related and completion related time outs.²
- (4) Dispatch conditions must be evaluated by the run-time system, not the component, and must be insensitive to component state. Dispatch conditions must not depend upon which complete state is being resumed from, nor from persistent values of variables. Dispatch conditions must not consume events; dispatch conditions must decide solely on event's existence, not their data, nor queue depth. If no dispatch logical expression is supplied, dispatch occurs upon the default dispatch condition defined for the component's Dispatch_Protocol³ property.
- (5) A dispatch condition may be absent (just on dispatch) indicating default dispatch at the end of the thread's period. Periodic dispatches are always considered to be implicit unconditional dispatch triggers on complete

¹BA D.4(2) ²BA D.4(3) ³AS5506B §A.2 Predeclared Thread Properties

states and handled by dispatch conditions without dispatch trigger condition.⁴

- (6) Dispatch conditions are evaluated to determine whether a dispatch occurs. If there are multiple outgoing transitions, the dispatch condition (if present) is evaluated to determine which transition is taken. If multiple transitions are eligible, then the priority value (Z.3.4) determines an evaluation ordering, otherwise one of the eligible transitions is taken non-deterministically. The higher the priority value is, the higher the priority of the transition is.⁵
- (7) When the Dispatch_Protocol property is Timed or Hybrid, the value of the time out dispatch condition is given by the Period property of the component.⁶

Grammar

```
dispatch_condition ::=
   on dispatch [ dispatch_expression ] [ frozen frozen_ports ]
dispatch_expression ::=
   dispatch_conjunction { or dispatch_conjunction }*
   | stop
   | dispatch_relative_timeout_catch
   | completion_relative_timeout_catch
   | provides_subprogram_access_identifier
dispatch_conjunction ::= dispatch_trigger { and dispatch_trigger }*
dispatch_trigger ::=
   in_event_port_name | in_event_data_port_name | port_event_timeout_catch<sup>7</sup>
```

- (8) A dispatch trigger is an event which causes the dispatch condition to be evaluated. The value of a dispatch condition is a boolean expression of dispatch triggers. Event arrival at either event ports or event data ports causes a dispatch trigger referenced by the port's identifier. The timeout dispatch trigger is covered in section Z.4.2 Timeout Dispatch Trigger.
- (9) All stop events are dispatch triggers, caused by arrival of an event on the implicit stop port, to model initiation of finalization and transition from a complete state to the a state, possibly via one or more execution states. If the core property finalize entrypoint is already specified⁸ then it can be used as an implicit finalization action, otherwise it can be specified as action on transitions from complete states.⁹
- (10) The core AADL standard defines which ports are implicitly frozen at dispatch time, i.e., port that actually triggers a dispatch, or ports that do not trigger a dispatch. In the behavior annex subclause it is possible to explicitly specify as part of the dispatch condition a list of additional ports that must also be frozen although they do not take part to the dispatch condition. Otherwise, the port freeze action, >> can be used as a transition action.¹⁰

Grammar

⁴BA D.4(4)
⁵BA D.3(27)
⁶BA D.3(28)
⁷BLESS Differs from BA: timeout as dispatch trigger
⁸AS5506B §5.4.1 Thread States and Actions
⁹BA D.4(6)
¹⁰BA D.4(1)

Chapter Z.4. Thread Dispatch

Z.4.1. Dispatch Condition

SAE INTERNATIONAL

frozen_ports ::= in_port_name { , in_port_name }*

Naming Rules

- (N1) The incoming port identifier in the frozen port list must refer to incoming ports in the component type to which the behavior annex subclause is associated.¹¹
- (N2) The incoming port identifiers and subprogram access feature identifiers that represent dispatch trigger events must refer to the respective feature in the component type to which the behavior annex subclause is associated.¹²

Legality Rules

- (L1) The specification of frozen ports in the dispatch condition must be consistent with that of the core AADL model.¹³ ¹⁴
- (L2) Table Z.4.1 sums up the compatibility rules between the dispatch_protocol property values defined in the core standard and the dispatch_trigger_condition used in a behavior annex. This table is only relevant when the property and the annex are applied to a component of the thread category.¹⁵

dispatch_trigger	Periodic	Sporadic	Aperiodic	Hybrid	Timed
Ø (none)	Х			Х	Х
dispatch_expression		Х	Х	Х	Х
Provides Subprogram Access		Х	Х	Х	Х
stop	Х	Х	Х	Х	Х
timeout (only)					Х

Table Z.4.1: Dispatch Protocol-Trigger Compatibility

Consistency Rules

(C1) The specification of frozen ports in the dispatch condition must be consistent with that of the core AADL model.¹⁶ ¹⁷

Legality Rule

(L3) A behavior annex specification for a subprogram must not contain a dispatch condition in any of its transitions.¹⁸

Semantics

(S1) Where \underline{i} is an interval, p is an input event port identifier, e is an event, S is a state (the start node of a satisfying lattice), and A, B, C, and D are dispatch triggers:

¹¹BA D.4(N1)
¹²BA D.4(N2)
¹³BA D.3(L9)
¹⁴AS5506B §5.4.8 Runtime Support For Threads
¹⁵BA D.4(L1)
¹⁶BA D.3(L9)
¹⁷AS5506B §5.4.8 Runtime Support For Threads (although this section says nothing about frozen ports)
¹⁸BA D.3(L5)

Chapter Z.4. Thread Dispatch

Z.4.1. Dispatch Condition

 $\mathfrak{M}_{S}\llbracket A \text{ and } B \rrbracket \equiv \mathfrak{M}_{S}\llbracket A \rrbracket \land \mathfrak{M}_{S}\llbracket B \rrbracket$

(dispatch condition may be conjunction of dispatch triggers) $\mathfrak{M}_{S}\llbracket(A \text{ and } B) \text{ or } (C \text{ and } D)\rrbracket \equiv (\mathfrak{M}_{S}\llbracketA\rrbracket \land \mathfrak{M}_{S}\llbracketB\rrbracket) \lor (\mathfrak{M}_{S}\llbracketC\rrbracket \land \mathfrak{M}_{S}\llbracketD\rrbracket)$ (dispatch condition may be disjunction of conjunctions of dispatch triggers) $\mathfrak{M}_{S}\llbracket p \rrbracket \equiv \exists e \in p$ (the meaning of in event port identifier p is when an event exists at port p, it is a dispatch trigger)

(S2) Execution of a transition occurs when the component is suspended in the transition's source state, its dispatch expression is true, and *no dispatch expression of transition leaving that state has been true since the time-of-previous-suspension* (tops). For a single transition *R*, leaving a complete state *S*, having dispatch expression *D*,

R: S - [on dispatch D]->. . . , then *R* will be dispatched at time *t*:

$\mathfrak{M}_t[[dispatch(R)]] \equiv \mathfrak{M}_t[[S]] \land \mathfrak{M}_t[[D]] \land \nexists t2 \in \{tops, t\} \mid \mathfrak{M}_{t2}[[D]]$

(transition *R* will be dispatched at time *t* when the component is in state *S* at time *t*, dispatch expression *D* is true at time *t*, and there was no time t^2 since the time-of-previous-suspension tops in which the component was dispatched)

(S3) When multiple transitions lease the same complete state, none of their dispatch conditions must be true since the time-of-previous suspension. For transitions *R* having dispatch expression *D*, *R*2 having dispatch expression *D*2, and *R*3 having dispatch expression *D*3, all having complete state *S* as source,

R:S -[on dispatch D]->. . ., R2:S -[on dispatch D2]->. . ., R3:S -[on dispatch D3]->. . ., then *R* will be dispatched at time *t*:

$\mathfrak{M}_t[[dispatch(R)]] \equiv \mathfrak{M}_t[[S]] \land \mathfrak{M}_t[[D]] \land \nexists t2 \in \{tops, t\} \mid (\mathfrak{M}_{t2}[[D \lor D2 \lor D3]])$

(transition *R* will be dispatched at time *t* when the component is in state *S* at time *t*, dispatch expression *D* is true at time *t*, and there was no time t^2 since the time-of-previous-suspension tops in which the component was dispatched for any transition leaving state *S*)

Z.4.2 Timeout Dispatch

(1) *Timeout* is a dispatch trigger that is raised after the specified amount of time since the last dispatch or the last completion is expired. In the Timed dispatch protocol, the Timeout property specifies the timeout value.¹⁹

Grammar

dispatch_relative_timeout_catch ::= timeout

completion_relative_timeout_catch ::= timeout behavior_time²⁰

¹⁹BA D.4(5)

²⁰BLESS Differs from BA: port list on port event timeout

Chapter Z.4. Thread Dispatch

- (2) Timeouts may include a list of event port identifiers, in or out, data or not. An event, in or out, on a port in the list resets and starts the timeout, regardless of component state. The component need not be in the source state of the transition having a timeout dispatch trigger to reset/start the timeout. A timeout dispatch trigger may include a port list. In this case, the behavior is as follows:²¹²²
 - an event was received or sent by a listed port begins, or resets, the timeout interval
 - if no event was received or sent by a listed port during the timeout interval, a dispatch trigger occurs

Grammar

```
port_event_timeout_catch ::=
  timeout ( port_identifier { [ or ] port_identifier }* ) behavior_time<sup>23</sup>
```

- (3) A timeout dispatch trigger sans port list and behavior time is dispatch relative using the Period property for its duration.²⁴
- (4) Disjunction(or) of port names is optional.

Naming Rule

(N1) A port identifier refers to either an in port or an in event port.

Legality Rule

(L1) The dispatch_relative_timeout_catch condition must only be used for Timed threads, and must be declared in only one outgoing transition of a complete state.²⁵

Semantics

(S1) Where p_1 , p_2 , and p_3 are event port identifiers, d is a duration that must either be a literal, or the name of an AADL property of type Timing_Properties::Time, and u is an AADL_Properties:: Time_Units unit:

 $\mathfrak{M}_{t}[[\texttt{timeout} (p1 p2 p3)d u]] \equiv \begin{array}{l} \mathfrak{M}_{now-d}[[p_{1} \lor p_{2} \lor p_{3}]] \land \\ \nexists s \in \{now-d, , now\} \mid \mathfrak{M}_{s}[[p_{1} \lor p_{2} \lor p_{3}]] \end{array}$

(the meaning of timeout is an event arrived, or was issued, at one of the listed ports $(p_1 \ p_2 \ or \ p_3)$, *d* time previously, and no events arrived, or were issued, at any of the listed ports since then)

Z.4.3 abort and stop events

(1) AS5506B defines semantics for stop and **abort** events.²⁶ A **stop** dispatch trigger occurs when a component is requested to enter its *component halted* state through a *stop* request after completing the

²¹BA D.4(5)

- ²³BLESS Differs from BA: or optional in port lists
- ²⁴BA D.4(L2)
- ²⁵BA D.4(L2)
- ²⁶AS5506B §5.4 Threads, esp. Figure 5 Thread States and Actions.

Chapter Z.4. Thread Dispatch

²²BLESS Differs from BA: timeout

execution of a dispatch or while not part of the active mode. In this case, the component may execute a Finalize_Entrypoint before entering the *component halted* state.²⁷

- (2) An abort dispatch trigger occurs through an *abort* request to cause the component to immediately enter the *component halted* state. For both stop and abort a final state will be entered, never to leave again. The difference is that stop executes a Finalize_Entrypoint to clean up before halting; that behavior is the action of the stop transition.²⁸
- (3) In a behavior specification, a *final* state can be a complete state (i.e. a *final complete* state). Such a state is an implicit superposition of two states a *complete* state and a *final* state connected by an implicit transition. This implicit transition from the implicit *complete* state towards the implicit *final* state can only be triggered by the reception of a stop event. No other action than the finalization action (represented by the Finalize_Entrypoint property from the core language) can be associated to this implicit transition. No execution condition can be associated to this implicit transition. Note that entering (respectively exiting) a final *complete* state stands for entering (resp. exiting) the implicit *complete* state.²⁹
- (4) In a behavior specification, an initial state can be a complete state and a final state as well (i.e. an initial final complete state). Such a state is an implicit superposition of three states an initial state, a complete state, and a final state connected by two implicit transitions. The first transition, from the implicit initial state towards the implicit complete state, can only be triggered by the initialization action as defined in the core standard. The second transition, from the implicit complete state and towards the implicit final state, can only be triggered by the reception of a stop event. Note that exiting (respectively entering) an initial final complete state stands for exiting (resp. entering) the implicit complete state. No other action than the initialization action (call to the InitializeEntrypoint as defined by a property in the core language) can be associated to the first implicit transition. No other action than the second implicit transition. No execution condition can be associated to the second implicit transition. No execution condition can be associated to the second implicit transition.

Naming Rules

- (N1) The incoming port identifier in the frozen port list must refer to incoming ports in the component type to which the behavior annex subclause is associated.³¹
- (N2) The incoming port identifiers and subprogram access feature identifiers that represent dispatch trigger events must refer to the respective feature in the component type to which the behavior annex subclause is associated.³²

Legality Rules

(L1) stop transitions must have final states as destinations.

Semantics

²⁷BA D.4(6)

 28 Both stop and abort will occur automatically, so only users that need to define some special behavior action at their occurrence will use them.

²⁹BA D.4(7) ³⁰BA D.4(8) ³¹BA D.4(N1)

³²BA D.4(N2)

Chapter Z.4. Thread Dispatch

(S1) $\mathfrak{M}_{s}[[stop]] \equiv \exists e \in stop and there must be a sequence of zero or more, delay-free execute conditions before reaching a final state.$

(the meaning of **stop** is when an event exists at special port stop, it is a dispatch trigger) $\mathfrak{M}_{S}[[abort]] \equiv$ immediate component halt (the meaning of **abort** is halt immediately)³³

Example

(5) This example specifies that the component should be dispatched if either an event arrives at port a, or events have arrived for both ports c and d.

```
annex Behavior_Specification {**
   states S1,S2:state; S3,S4:final state;
    . . .
   transitions
   S1-[on dispatch a or (c and d)]->S2;
   S1-[stop]->S3 {finalize action} ;
   S2-[stop]->S3 {different finalize action} ;
   S1-[abort]->S4 ; --no action, S4 is final for abort
    . . .
**}
```

Z.4.4 Thread Providing Subprogram Dispatch

- (1) Provides subprogram access features that are declared in a thread component type can act as a dispatch triggers. The values of incoming parameters, if any, can then be used by naming the parameter within the scope of the behavior annex.³⁴
- (2) The core AADL standard supports modeling of remote procedure calls through provides subprogram access features on threads. The arrival of a call acts as a dispatch trigger to the thread. Calls are queued if the thread has not completed a previous dispatch. By default the call is a synchronous call with the calling thread being blocked, which corresponds to a synchronous Subprogram_Call_Type property.³⁵ To specify non-blocking calls, a semi-synchronous

Subprogram_Call_Type property must be applied to the subprogram.³⁶

Chapter Z.4. Thread Dispatch

Z.4.4. Thread Providing Subprogram Dispatch

 ³³AS5506B §5.4.1 Thread States and Actions (20) and Figure 5
 ³⁴BA D.5(20)
 ³⁵AS5506A 5.2
 ³⁶BA D.5(21)

Chapter Z.5

Component Interaction

- (1) Threads can interact through shared data component implementations, connected ports and subprogram calls. The AADL execution model defines the way queued event/data of a port are transferred to the thread in order to be processed and when a component is dispatched.¹
- (2) Messages can be received by the component through declared features of the current component type. They can be in or in out data ports; in or in out event ports; in or in out event data ports and in or in out parameters of subprogram access. Event and event data ports are associated with queues.²

Z.5.1 Communication Action

- (1) Communication actions provide interaction with other components. A *communication action* sends or receives values from ports.³ Actions of in ports and out ports are covered in following sections.
- (2) Actions on ports consist of the input freeze action (p>>), the initiate send action with or without value assignment (p! (v) or p!), and parameterless subprogram calls (sub ()) or subprogram calls with parameters

(sub(f1:a1, f2:a2, f3:a3)). Another form of component interaction is through reading and writing of shared data components, which is expressed by the assignment action.⁴

Grammar

¹BA D.5(1)
²BA D.5(2)
³Subprogram invocation is a basic action Z.6.4.
⁴BA D.6(10)
```
communication action ::=
  subprogram invocation
  output_port_name ! [ ( expression ) ]
  | input_port_name ? ( target )
  | frozen_input_port_name >>
port name ::=
  { subcomponent_identifier . }* port_identifier [ [ natural_literal ] ]
target ::=
  local_variable_name
  | output_port_name
  | data component reference
data_component_reference ::=
  data subcomponent name { . data subcomponent name }*
  | data_access_feature_name { . data_field }*
  | data_access_feature_prototype_name { . data_field }*
data field ::=
  data_subcomponent_name
  | data access feature name
  | data_access_feature_prototype_name
```

Semantics

(S1) Accessing data components outside of a thread break encapsulation of state, is therefore error-prone, and thus stridently discouraged.

Z.5.2 Freeze Port

- (1) The core language defines that input on ports is determined by default frozen at dispatch time, or at a time specified by the Input_Time property⁵ and initiated by a Receive_Input service call⁶ in the source text. From that point in time the input of the port during this execution is not affected by arrival of new data, events, or event data until the next time input is frozen.⁷ ⁸
- (2) Freezing of input port content during execution requires consistency between the Input_Time property in the core model and the freeze input action, p>>. Similarly, initiating transmission of port output must be consistent between the

Output_Time property in the core model and the port output, p!.9

(3) Ports causing a dispatch event are implicitly frozen at the time specified by the Input_Time property if the property specifies a deterministic value. It is also possible to explicitly freeze additional ports if it is consistent with their Input_Time property. As long as it remains consistent with the Input_Time property of a port,

```
    <sup>5</sup>AS5506B §9.2.4 Port Communication Timing
    <sup>6</sup>AS5506B §8.3.5 Runtime Support For Ports
    <sup>7</sup>BA D.5(3)
    <sup>8</sup>Reconciliation: >> freeze port
    <sup>9</sup>BA D.5(6)
```

Chapter Z.5. Component Interaction

Z.5.2. Freeze Port

an explicit call to the <code>Receive_Input</code> service can be performed thanks to the frozen statement of the dispatch condition. With the same consistency constraints with respect to the <code>Input_Time</code> as a transition action.¹⁰

Consistency Rules

- (C1) The specification of frozen ports in the dispatch condition must be consistent with that of the core AADL model.¹¹
- (C2) Freezing of input port content during execution requires consistency between the Input_Time property in the core model and the freeze input action (p>>) in the Behavior_Specification.¹² ¹³

Semantics

(S1) An input freeze action p>> is represented by turning *s* into a complete state with T(g, s, d)[p>>] = (s, g?p, true, d).¹⁴¹⁵

Z.5.3 In Event Ports

(1) Communication actions do not refer to *in event port*(s). Instead, an event arriving at an event port is a dispatch trigger used in dispatch transition conditions leaving complete states. See Z.4.1 Dispatch Condition for thread response to events arriving at an in event port.

Z.5.4 In Data Ports

- (1) An *in data port* holds the most recent value sent to it. The port value may be explicitly assigned to a local variable with a communication action, p? (v), or used in an expression or execute transition conditions (§Z.7.1 Value).
- (2) The core language defines that data from data ports is made available to the application source code through a port variable with the name of the port. If no new value is available since the previous freeze, the previous value remains available and the variable is marked as not fresh. Freshness can be tested in the application source code via service calls¹⁶.¹⁷

Semantics

(S1) For each in data port, r, in the context of interval (state lattice) i.¹⁸

```
<sup>10</sup>BA D.5(7)
<sup>11</sup>AS5506B §5.4.8
<sup>12</sup>BA D.5(6)
<sup>13</sup>BA D.5(C1)
<sup>14</sup>JP
<sup>15</sup>This doesn't seem right. No new dispatch, just the value doesn't change until completion. JP, please clarify.
<sup>16</sup>AS5506B §8.3.5 Runtime Support For Ports
<sup>17</sup>BA D.5(4)
```

¹⁸The interval <u>i</u> starts at Dispatch time and ends at Completion.

Chapter Z.5. Component Interaction

Table Z.5.1: In Data Port AADL Runtime Service Call				
Meaning	Grammar	Corresponding service call		
read value	p?	Get_Value and then Next_Value		
read into variable	p?(var)	Get_Value		

$\mathfrak{M}_t[[\mathbf{r}?(\mathbf{v})]] \equiv \mathfrak{M}_t[[\mathbf{v}]] = \mathfrak{M}_t[[\mathbf{r}]]$

(the variable gets the value of the port at the instant of its evaluation, which because frozen is the value of the port at dispatch)

(S2) To get data from an in data port, a transition read the value of the port and assigns it to the target variable. T(s, g, d)[r?(v)] = (s, g, c, v = r).

Inference Rule

(S3) For an in data or in event data port p, having assertion P, and variable v

PORT INPUT: [PI] $\frac{\ll P \land v = P \gg \rightarrow \ll Q \gg}{\ll P \gg p? (v) \ll Q \gg}$

Z.5.5 In Event Data Ports

(1) The complexity of in event data port behavior comes from its buffer. Unlike plain in data port which reports the most recent value received, in event data port buffers all the values received while waiting for dispatch, if any. Thus, the need for updated, count, and fresh to monitor the input buffer.

Values of in event data port may be used in one of two ways:

- p use current value in expression, don't dequeue
- p? use current value in expression, dequeue
- p?(v) assign current value to variable, dequeue
- (2) The core language defines that input on ports is determined by default at dispatch time, or at a time specified by the Input_Time property¹⁹ and initiated by a Receive_Input service call²⁰ in the source text.
- (3) The core language defines that data from data ports are made available to the component in a port variable.²¹ Freshness of this data can be tested as a condition, p' fresh.²²
- (4) Event and event data ports have queues and the queues are processed as follows according to the core

²⁰AS5506B §8.3.5 Runtime Support for Ports

²²BA D.5(4)

¹⁹AS5506B §8.3.2 Port Input and Output Timing

²¹AS5506B §8.3.3 Port Queue Processing

standard.23 24

- A Dequeue_Protocol of OneItem makes one item available in a port variable and removes it from the port queue. If the queue is empty the port variable content is considered not fresh.
- A Dequeue_Protocol of AllItems removes all items from the port queue and places them into a local port queue (local to the state transition system). The component input events of the transition condition and the input actions of the transition action consume data elements from this local port queue. Any data not consumed as part of a transition will be lost, when the local queue content is overwritten with new input at the next execution.
- The Dequeue_Protocol of MultipleItems determines the content of the port queue and makes it available through the local port queue. In this case elements are removed from the queue as they are consumed. Any elements not consumed remain in the queue and become available at the next execution.

Meaning	Grammar	Corresponding service call
freeze	p>>	Receive_Input
test of updated	p'updated	Updated
get unread count	p'count	Get_Count
test of freshness	p'fresh	Get_Count > 0
read	р	Get_Value
read and dequeue	p?	Get_Value and then Next_Value
read into variable and dequeue	p?(var)	Get_Value and then Next_Value

 Table Z.5.2: In Event Data Port AADL Runtime Service Calls

- (5) Within a behavior annex subclause, the following constructs are available to get the status and the contents of an input port p:²⁵
 - p can be used as a value and returns the most-recent (unless frozen) data stored in the port variable if p is a non-empty data port or an event data port with the OneItem Dequeue_Protocol using the Get_Value runtime service. The value cannot overwritten if the port direction is in out by writing to it. It does not dequeue an event and p' count is not decremented. Applied to an empty data port, p returns null.²⁶
 - p' count is equivalent to a call to the Get_Count runtime service: p' count returns the number of elements available through the port variable. In the case of a data port its value is one, or zero if no new value was received. In the case of an event port or event data port it is the number of frozen elements. If it is strictly positive, pcount is decremented when an element is dequeued.²⁷
 - p'updated is equivalent to a call to the Updated runtime service. pupdated returns true if some new values were received in port p since the last freeze of the port. Note that this operator is used

 ²³AS5506B §8.3.3 Port Queue Processing
 ²⁴BA D.5(5)
 ²⁵BA D.5(9)
 ²⁶Reconciliation: non-dequeued port
 ²⁷BA D.5(9)

to represent a call to the <code>Updated</code> service defined in the core AADL standard. This operation is performed without freezing the port $p.^{28}$

- p'fresh returns true if the port variable has been refreshed at the previous dispatch. p'fresh is equivalent to the expression Get_Count > 0. In the case of a data port, this means that it has received a new value by the previous dispatch or freeze. In the case of an event data port this means that one or more elements from the port queue were frozen and are available for processing by the Behavior_Specification through p. If the port queue is empty at freeze time or the p? operation is applied to a port variable with no remaining elements, the value is not considered fresh.²⁹
- p? is equivalent to a call to the Get_Value and Next_Value runtime services: p? dequeues an event or event data from a non empty event port queue. If it is strictly positive, the value of p' count is decremented. In the case of an event data port the new first element is available in the port variable.
- When used in a behavior action, p? (v) dequeues an event from a non-empty event port queue, returning its value, and p' count is decremented using the Get_Value and Next_Value runtime services. Each use of p? (v) dequeues another event, returns its value, and decrements p' count. Applied to an empty event data port queue, p? (v) causes exception³⁰ to be thrown.³¹
- p>> is equivalent to a call to the Receive_Input runtime service, freezing the value so that subsequent references to p in the same dispatch receive the same value.³²

Semantics

(S1) For each in event data port, p,

 $\mathbf{p} \ \mathfrak{M}_{\mathbf{i}}[[\mathbf{p}]] \equiv \operatorname{Get}_{\mathbf{v}} \operatorname{Value}$

(peak at oldest value w/o removal, use AADL runtime service Get_Value³³)

p? M_i[[p?]] ≡ Get_Value then Next_Value (retrieve oldest value, decrement count use AADL runtime service Next_Value³⁴)

$p?(v) \ \mathfrak{M}_{i}[[p?(v)]] \equiv Get_Value then Next_Value$

```
(retrieve oldest value, decrement count use AADL runtime service Next_Value<sup>35</sup>)
```

$p'count \ \mathfrak{M}_{i}[[p'count]] \equiv Get_Count$

(count of values queued, use AADL runtime service Get_Count³⁶)

p'fresh \mathfrak{M}_{i} [[p'fresh]] = Get_Count > 0

(new port value, use AADL runtime service Updated³⁷)

²⁸BA D.5(9)

```
<sup>29</sup>BA D.5(9)
```

```
<sup>30</sup>with label Read_Empty_Event_Data_Port
```

```
<sup>31</sup>BLESS Differs from BA: empty dequeue exception
```

```
<sup>32</sup>By default, port values are frozen at dispatch.
```

```
<sup>33</sup>AS5506B §8.3.5 Runtime Support for Ports (50) Get_Value
```

- ³⁴AS5506B §8.3.5 Runtime Support for Ports (52) Next_Value
- ³⁵AS5506B §8.3.5 Runtime Support for Ports (52) Next_Value

```
    <sup>36</sup>AS5506B §8.3.5 Runtime Support for Ports (51) Get_Count
    <sup>37</sup>AS5506B §8.3.5 Runtime Support for Ports (53) Updated
```

 $p'updated M_{i}[[p'updated]] \equiv Updated.FreshFlag$

(new port value, use AADL runtime service Updated³⁸)

Z.5.6 Concurrency Control

- (1) Within a Behavior_Specification subclause the value of incoming parameters of the containing subprogram type is returned by the corresponding formal parameter identifier. The value of the parameter has been frozen at the time of the call. Multiple references to a formal parameter return the same value. In the case of subprogram calls, outgoing parameters return their result by assigning them to the local variable named as the corresponding formal parameter identifier. The local variable can then be referenced to return its value.³⁹
- (2) Access to shared data subcomponents is controlled according to the

Concurrency_Control_Protocol property specified associated with this data subcomponent.⁴⁰ If concurrency control is enabled, critical sections boundaries are defined by one of the following ways:

- By explicit definition of the time range over which a set of referenced shared data subcomponent are accessed. This is done using the *! < for starting time (resp. *!>) for ending time) locking actions (see Z.6.12 Locking Actions) within a behavior action block. If the critical section contains references to several shared data subcomponents, then resource locking will be done in the same order as the occurrence of the references to the shared data subcomponents and resource unlocking will be done in the reverse order. These operators may be used to refine the value of the Access_Time property⁴¹ if it has been specified.
- By calls to appropriate provides subprogram access of the corresponding data component that have been explicitly defined to implement the concurrency control protocol.
- By explicit calls to the Get_Resource (resp. Release_Resource) runtime service⁴² that can be achieved using the !< (resp. !>) operators applied to the shared data subcomponent identifier.

43

(3) A transition action can write data values to a shared data component by naming the data component directly or the data access identifiers declared in the component type on the left-hand side of an assignment, i.e., d := v.⁴⁴

⁴⁰AS5506B §5.1 Data

- ⁴²AS5506B §5.1.1 Runtime Support For Shared Data Access
- ⁴³BA D.5(12)
- ⁴⁴BA D.5(16)

 $^{^{38}\}mathsf{AS5506B}$ §8.3.5 Runtime Support for Ports (53) Updated $^{39}\mathsf{BA}$ D.5(11)

⁴¹AS5506B §8.6 Data Component Access

Z.5.7 Out Ports

- (1) Messages can be sent within a Behavior_Specification subclause through declared features of the current component type. They can be: out or in out data ports; out or in out event ports; out or in out event data ports.⁴⁵
- (2) The sending of messages is consistent with the timing semantics of the core language. The core language specifies the output time through an Output_Time⁴⁶ property and the sending of the output is initiated by a Send_Output service call in the source text. For data ports the output is implicitly initiated at completion time (or deadline in the case of delayed data port connections).⁴⁷

Meaning	Grammar	Corresponding service call
put	p := v	Put_Value
send	p!	Send_Output
put and send	p!(v)	Put_Value and then Send_Output

Table 7.5.3: Out Communication Actions

- (3) Within a Behavior_Specification subclause, the following constructs are available to set the value of an out port p:⁴⁸.
 - p!calls Put_Value on an event or event data port. The event is sent to the destination with assigned data, if any, according to the Output_Time property.
 - p := d calls Send_Output data or event data port. Data is transferred to the destination port according to the Output_Time property.
 - p! (d) writes data d to the event data port p and calls the Put_Value and then Output_Time services. The event is sent to the destination according to the Output_Time property.

Consistency Rule

(C1) If the sending time of an output port is specified with the Output_Time property⁴⁹, then no send output action must be specified in the corresponding behavior actions of the Behavior_Specification subclause, or the two statements must be equivalent.⁵⁰

Semantics

(S1) The precondition of port output must imply the assertion property of the port. The conjunction of the precondition of port output and event occurrence must imply the postcondition of port output.

⁴⁵BA D.5(13)
 ⁴⁶AS5506B §8.3.2 Port Input and Output Timing
 ⁴⁷BA D.5(14)
 ⁴⁸BA D.5(15)
 ⁴⁹AS5506B 8.3.2
 ⁵⁰BA D.5(C2)

EVENT PORT OUTPUT:

$$[\text{EPOut}] \frac{A \land p@now \to B}{A \to \mathfrak{M}[[p]]}$$
$$\underline{A \to \mathfrak{M}[[p]]} \ll A \gg p! \ll B \gg$$

- (S2) For data and event data output
- (S3) For each out event port, p,

```
\mathfrak{M}_{\mathbf{i}}[[p!]] \equiv \operatorname{Put}_{\operatorname{Value}}(\mathbf{i})
```

(send event from port, use AADL runtime service Put_Value with no DataValue parameter⁵¹; issued at Output_Time)

- (S4) Equivalently, to send an out port event, a transition causes the clock of the port to be true. $T(s, g, d)[p!] = (s, g, d, \hat{p}).$ ⁵²
- (S5) For each out event data port, p,

 $\mathfrak{M}_{i}[[p!(e)]] \equiv \mathfrak{M}_{i}[[p:=e]] \equiv Put_Value(e)$ (send event data from port, use AADL runtime service Put_Value; issued at Output_Time)

(S6) Equivalently, to send data on an out event data port, a transition causes the value of the port to be the data sent, and then reset.

 $T(s, g, d)[p!(e)] = \{(s, g, c, p = e)(c, g, d, \neg \hat{p})\}$ by introducing a new execution state c. ⁵³

(S7) To send data on an out data port, a transition causes the value of the port to be the data sent, but not reset. T(s, g, d)[p!(e)] = T(s, g, d)[p := e] = (s, g, c, p = e).⁵⁴

Z.5.8 Subprogram Invocation

(1) Subprograms may be invoked (called) as an action.

```
Grammar

subprogram_invocation ::=

subprogram_name ( [parameter_list] )<sup>55</sup>

subprogram_name ::= subprogram_prototype_name

| required_subprogram_access_name

| subprogram_subcomponent_name

| subprogram_unique_component_classifier_reference

| required_data_access_name . provided_subprogram_access_name

| local_variable_name . provided_subprogram_access_name

<sup>51</sup>AS5506B §8.3.5 Runtime Support for Ports (45) Put_Value
```

```
<sup>53</sup>JP
<sup>54</sup>JP
```

52 JP

```
<sup>55</sup>BLESS Differs from BA: no ! for subprogram invocation
```



Z.5.8. Subprogram Invocation

```
parameter_list ::= parameter { , parameter }*
parameter ::= [ formal_parameter_identifier : ] actual_parameter
```

actual_parameter ::= target | expression

- (2) Requires subprogram access features that are declared in the component type can be called inside an action block of a transition. Call parameters can be previously received subprogram parameters, ports value or assigned temporary variables.⁵⁶
- (3) Subprogram invocations can be used in sequential composition or concurrent composition. In sequential composition they represent synchronous subprogram calls, while in concurrent composition they represent semi-synchronous calls, i.e., multiple calls are initiated to be performed simultaneously. The concurrent composition is considered to have completed when all subprogram calls within that set have completed. Note that the results from out parameters of one simultaneous call cannot be used as input to another call or other action in the same concurrent composition.⁵⁷
- (4) Within Behavior_Specification subclauses, the following constructs are available to call required subprogram s:⁵⁸
 - s () calls the parameter-less subprogram referred to by the requires subprogram access feature s.
 - s (f1:a1, ..., fn:an) calls the subprogram referred to by the requires subprogram access feature s with the corresponding formal-actual parameter list.⁵⁹
- (5) By default the subprogram invocation is synchronous with the calling thread being blocked, which corresponds to a Synchronous Subprogram_Call_Type property.⁶⁰ To specify non-blocking calls, a SemiSynchronous Subprogram_Call_Type property must be applied to the subprogram.⁶¹

Legality Rule

(L1) In a subprogram invocation, the parameter list must match the signature of the subprogram being invoked. 62

Semantics

(S1) Subprogram invocation is lattice construction after actual for formal substitution.

Where *p* is a subprogram name and $f_1 : a_1, \ldots, f_k : a_k$ are formal-actual parameter pairs:

 $\mathfrak{M}_{\mathbf{i}}[[p(f_1:a_1,\ldots,f_k:a_k)]] \equiv \mathfrak{M}_{\mathbf{i}}[[p|_{a_1,\ldots,a_k}^{f_1,\ldots,f_k}]]$

(S2) The weakest-precondition semantics of subprogram invocation are defined by substituting actual parameters for formal parameters in the subprogram's pre- and post-conditions.

```
<sup>56</sup>BA D.5(18)
<sup>57</sup>BA D.6(14)
<sup>58</sup>BA D.5(19)
<sup>59</sup>BLESS Differs from BA: formal-actual subprogram parameters
<sup>60</sup>AS5506B §5.2 Subprograms and Subprogram Calls
<sup>61</sup>BA D.5(21)
<sup>62</sup>BA D.6(L5)
```

Where *p* is a subprogram name and $f_1 : a_1, \ldots, f_k : a_k$ are formal-actual parameter pairs, $pre|_{a_1,\ldots,a_k}^{f_1,\ldots,f_k}$ and $post|_{a_1,\ldots,a_k}^{g_1,\ldots,g_k}$ are the precondition and postcondition of *p* after actual parameters are substituted for formal parameters:

Subprogram Invocation [SI]: wp $(p(f_1 : a_1, \dots, f_k : a_k), Q) \equiv Q|_{post}^{pre}$

These two semantics for subprogram invocation are equivalent because the precondition applies to the start state of the lattice, and the postcondition applies to the end state of the lattice.

(S3) Subprogram invocations are specified using the communication protocols HSER, LSER or ASER defined in (TBD).⁶³ A subprogram invocation is hence translated by the composition of the client (the caller) and server (the callee) with the behavior of the calling protocol.

⁶³Wherever D.8 Synchronization Protocols are to be defined

Chapter Z.6

Action

(1) Actions associated with transitions are action blocks that are built from basic actions and a minimal set of control structures allowing action sequences, action sets, conditionals and finite loops. Action sequences are executed in order, while actions in actions sets can be executed in any order. Finite loops allow iterations over finite integer ranges.¹

Z.6.1 Behavior Actions

(1) The *behavior actions* may be a single asserted action (Z.6.2), sequential composition of actions (Z.6.5), or concurrent composition of actions (Z.6.6).

```
behavior_actions ::=
   asserted_action | sequential_composition | concurrent_composition
```

Z.6.2 Asserted Action

(1) An *asserted action* is an action that may have assertions as pre- and post-conditions.² No terminating semicolon occurs after the post-condition. Semicolon is used for sequential composition.

```
asserted_action ::=
[ precondition_assertion ] action [ postcondition_assertion ]
```

Semantics

(S1) Where *P* and *Q* are predicates, and *S* is an action:

```
<sup>1</sup>BA D.6(1)
<sup>2</sup>BLESS Differs from BA: assertions around actions
```

$\mathfrak{M}_{\mathbf{i}}[\![\ll P \gg S \ \ll Q \gg]\!] \equiv \mathfrak{M}_{start(\mathbf{i})}[\![P]\!] \land \mathfrak{M}_{end(\mathbf{i})}[\![Q]\!] \land \mathfrak{M}_{\mathbf{i}}[\![S]\!]$

(the meaning of subprogram behavior is that P is true in the stating state of <u>i</u>, Q is true in the ending state of <u>i</u>, and <u>i</u> satisfies S)

Inference Rule

(S2) An asserted action $\ll P \gg S \ll Q \gg$ is true, if P implies the weakest precondition (wp) of S and Q.

Weakest Precondition: [WP] $\xrightarrow{P \to wp(S, Q)}$ $\ll P \gg S \ll Q \gg$

(S3) Equivalently, $\ll P \gg S \ll Q \gg$ has the behavior of an automata transition T(s, true, d, true)[S] from state *s* in which assertion $\ll P \gg$ holds, to state *d* in which assertion $\ll Q \gg$ holds while performing action *S*.³

Example

```
<<INVW() and (PCA_Properties::Drug_Library_Size=k)>>
No_Drug_Found! --indicate drug code not found
<<DL()>>
```

Z.6.3 Action

(1) An *action* may be a basic action (Z.6.4), an alternative formula (Z.6.7), a loop (Z.6.10), a for-all (Z.6.9), a locking action (Z.6.12) or a block (Z.6.8).

```
Grammar
```

```
action ::=
   basic_action
   | behavior_action_block
   | alternative
   | for_loop
   | forall_action
   | while_loop
   | do_until_loop
   | locking_action
```

Z.6.4 Basic Actions

(1) Basic actions can be assignment actions, communication actions or time consuming actions⁴, or no action at all (skip). Threads can perform actions forbidden for subprograms such as sending and receiving events and data on ports, or assigning values of variables for the following period.

Chapter Z.6. Action

Z.6.3. Action

³JP ⁴BA D.6(2)

(2) Communication actions can be freezing the content of incoming ports, initiating a send on an event, data, or event data port, initiating a subprogram call or catching a previously raised execution Timeout exception. Some communication actions include implicit assignments, such as the assignment of actual parameters on subprogram calls (see Z.5.1).⁵

Grammar

```
basic_action ::=
    skip
    | assignment
    | simultaneous_assignment
    | communication_action
    | timed_action
    | when_throw
    | combinable_operation
    | issue_exception
    | computation_action
```

Z.6.4.1 Skip

(1) A skip action does nothing at all.⁶

Semantics

(S1) The weakest precondition of skip is the same as its postcondition.

SKIP [S]:

```
\mathfrak{M}_t[[wp(skip, Q)]] \equiv \mathfrak{M}_t[[Q]] (skip changes nothing)
```

Z.6.4.2 Assignment

- (1) An assignment evaluates an expression and binds a variable to that value. When the variable name is followed by a ', the value is bound to the variable one period hence.
- (2) Assignments consist of a value expression and a target reference for the value assignment separated by the assignment symbol := . When an assignment action is performed, the result of the evaluation of the right hand side expression is stored into the entity specified by the left hand side target reference. Target references of assignments are local variables, data components acting as persistent state variables, and outgoing features such as ports and parameters.⁷
- (3) When assignment actions are used in concurrent composition, then the assigned values are not accessible to expressions of other assignment actions in the same concurrent composition by naming the assignment

Chapter Z.6. Action

Z.6.4. Basic Actions

⁵BA D.6(4)
⁶BLESS Differs from BA: skip
⁷BA D.6(3)

target.8

(4) The keyword any should be used to represent non-deterministic behaviors. The purpose of any is to represent easily that the assigned value could take any of the possible value determined by the data type. This could be used for formal verification or for simulation purpose using a randomly generated value. The any keyword is incompatible with the use of code generation techniques.⁹

Grammar

assignment ::=
variable_name ['] := (expression | record_term | any)

(5) When assigning a variable of record type, the value can be expressed as record term.¹⁰

record_term ::= ({ record_value }+)
record_value ::= field_identifier => value ;

Consistency Rule

(C1) The type of the assigned value must be consistent with the type of the assignment target. The corresponding literal values are acceptable values for those types.¹¹

Legality Rules

(L1) Only periodic components may delay assignment using '.

(L2) In an assignment action, the type of the value expression must match the type of the target.¹²

Semantics

(S2) The effect of assigning the value of an expression to a variable is defined using weakest precondition predicate transformers. Where Q is an Assertion, n is a variable name, e is an expression, t is the time of assignment, d is the duration of the period of a periodic component, and $Q|_e^n$ means to replace every occurrence of expression e in Q with variable name n:

THREAD ASSIGNMENT [TA]:

 $\mathfrak{M}_t[\![wp(n:=e, Q)]\!] \equiv \mathfrak{M}_t[\![Q]_e^n]\!] (wp \ by \ substitution \ of \ variable \ with \ expression) \\ \mathfrak{M}_t[\![wp(n':=e, Q)]\!] \equiv \mathfrak{M}_{t+d}[\![Q]_e^n]\!] (time-shifted \ wp \ by \ substitution)$

Z.6.4.3 Simultaneous Assignment

(1) Simultaneous assignment¹³ for components is the same as that for subprograms, but allows assignment of next values of variables.

⁸BA D.6(15)
⁹BA D.6(21)
¹⁰BLESS Differs from BA: record assignment
¹¹BA D.6(16)
¹²BA D.6(L1)
¹³BLESS Differs from BA: simultaneous assignment

Chapter Z.6. Action

Z.6.4. Basic Actions

Grammar

```
simultaneous_assignment ::=
  ( variable_name [ ' ] { , variable_name [ ' ] }+
  :=
  ( expression | record_term | any )
      { , ( expression | record_term | any ) }+ )
      Semantics
```

(S3) Where Q is an Assertion, n_1, n_2, n_3, \ldots , are variable names, and e_1, e_2, e_3, \ldots , are expressions, and $Q|_{e_1,e_2,e_3,\ldots}^{n_1,n_2,n_3,\ldots}$ means to replace every occurrence of variable name n_x listed with the expression e_x in the corresponding position in Q:

THREAD SIMULTANEOUS ASSIGNMENT [TSA]:

 $\begin{aligned} &\mathfrak{M}_t[\![wp((n1, n2, n3, \ldots) := e1, e2, e3, \ldots), Q)]\!] \equiv \mathfrak{M}_t[\![Q]_{e_1,e_2,e_3,\ldots}^{n_1,n_2,n_3,\ldots}]\!] \\ &(wp \ by \ substituting \ all \ listed \ variables \ with \ corresponding \ expression \ as \ in \ \S??) \\ &\mathfrak{M}_t[\![wp((n1', n2', n3', \ldots) := e1, e2, e3, \ldots), Q)]\!] \equiv \mathfrak{M}_{t+d}[\![Q]_{e_1,e_2,e_3,\ldots}^{n_1,n_2,n_3,\ldots}]\!] \\ &(time-shifted \ substitution \ of \ variables \ by \ expressions \ in \ postcondition) \end{aligned}$

Z.6.4.4 Computation Action

- (1) A computation action models the duration of execution for scheduling, and timing analysis.¹⁴ Presumably implementation will replace communication actions with behavior actions, and derive information for scheduling and timing from simulations or analyses of compiled code.¹⁵
- (2) computation (min .. max) expresses the use of the CPU for a duration between min and max. The time is specified in terms of time units as defined by the Time_Units property type in the core standard. One value can be specified when min and max are the same.¹⁶

```
Grammar
```

```
computation_action ::=
  computation ( behavior_time [ .. behavior_time ] )
  [ in binding ( processor_unique_component_classifier_reference
  { , processor_unique_component_classifier_reference }+ ) ]
```

behavior_time ::= integer_expression unit_identifier

```
Legality Rule
```

- (L3) The unit identifier must be a time unit.
- (L4) The time values must be integers.
- (L5) The value of the max time must be greater than or equal to the value of the min time.¹⁷

```
    <sup>14</sup>Reconciliation: computation action
    <sup>15</sup>BA D.6(5)
    <sup>16</sup>BA D.6(18)
    <sup>17</sup>BA D.6(L8)
```

Chapter Z.6. Action

Z.6.4. Basic Actions

Semantics

- (S4) When a single behavior-time is used, that defines the difference between suspension and dispatch times.
- (S5) When two behavior-times are used, that defines the allowed range in the difference between suspension and dispatch times.

Z.6.4.5 Issue Exception

An *issue exception* action forces transition to an identified state, and send the message string to the implicit Exception out event data port.¹⁸

Grammar

```
issue_exception ::=
  exception ( [ exception_state_identifier , ] message_string_literal )
```

Z.6.5 Sequential Composition

(1) Sequential composition of actions performs them one after another, in order of appearance.¹⁹

Grammar

sequential_composition ::= asserted_action { ; asserted_action }+

Semantics

(S1) Where S1 and S2 are formulas, and i, j, and m are intervals:

 $\mathfrak{M}_{\underline{i}}[[S1;S2]] = \exists \underline{j} \subset \underline{i}, \underline{m} \subset \underline{i} \mid \mathfrak{M}_{\underline{j}}[[S1]] \land \mathfrak{M}_{\underline{m}}[[S2]] \land start(\underline{m}) = end(\underline{j})$ (there exist subintervals \underline{j} and \underline{m} of \underline{i} such that \underline{j} satisfies S1, \underline{m} satisfies S2, and the least element of \underline{m} is the upper bound of \underline{j})

Sequential composition is depicted as sequential lattice combination, $\underline{i}_1 \sim \underline{i}_2$, in Figure 1.3.

(S2) Equivalently, S1 ; S2 has the behavior of an automata transition T(s, g, d, f)[S1; S2] translated to the transition system $T \Rightarrow T_1 \cup T_2$ where $T_1 = T(s, g, e, x)[S1]$ and $T_2 = T(e, x, d, f)[S2]$ by introducing a new execution state *e* and clock formula *x*. Sequential composition of more than two actions uses this translation inductively.²⁰

Inference Rules

¹⁸BLESS Differs from BA: issue exception
 ¹⁹BA D.6(11)
 ²⁰JP

SEQUENTIAL COMPOSITION OF K ASSERTED ACTIONS:

Examples

```
la:=StartButton
  <<(la=StartButton) and (Rx_APPROVED())@now and PB_DURATION()>>
;
Infusion_Flow_Rate!(Basal_Rate) --infuse at basal rate
  <<(la=StartButton) and (Infusion_Flow_Rate@now=Basal_Rate@now)
      and PB_DURATION()>>
```

```
<<vl>
    <<VS(now) and LAST_AS(now) and LAST_AP(now)>>
    vs!
    <<vs@now and LAST_AS(now) and LAST_AP(now) and AXIOM_CCI()
and AXIOM_LRLi_gt_URLi_LIMIT(now)>>
    ;
cci!(now-last_vp_or_vs)
    <<vs@now and LAST_AS(now) and LAST_AP(now)
and AXIOM_LRLi_gt_URLi_LIMIT(now)>>
    ;
last_vp_or_vs := now
    <<(last_vp_or_vs=now) and vs@now and LAST_AS(now) and LAST_AP(now)
and AXIOM_LRLi_gt_URLi_LIMIT(now)>>
```

```
<<E() and ACTUAL_POSITION>0 and ACTUAL_IN_RANGE()>>
Delta := -1 --set the delta
<<E() and Delta= -1 and (ACTUAL_POSITION-1)>=0 and AXIOM_GT(ACTUAL_POSITION)
    and ACTUAL_POSITION<=PCS::MaxPosition>>
; --close valve one step
ActuatorCommand(pc:Delta)
<<ACTUAL_POSITION'=(ACTUAL_POSITION+Delta) and Delta= -1
    and (ACTUAL_POSITION-1)>=0 and E()
    and (ACTUAL_POSITION-1)>=0 and E()
    and (ACTUAL_POSITION-1)<=PCS::MaxPosition>>
; --set own estimate of position
EstimatedActualPosition' := (EstimatedActualPosition-1)
<<EstimatedActualPosition' =ACTUAL_POSITION'<
    and ACTUAL_POSITION'>=0 and ACTUAL_POSITION'
```

Z.6.6 Concurrent Composition

(1) Concurrently-composed actions are order independent; the actions may be performed in any order, or concurrently with the same result.²¹

```
<sup>21</sup>BA D.6(11)
```

SAE INTERNATIONAL

concurrent_composition ::= asserted_action { & asserted_action }+

Legality Rules

(L1) The same local variable must not be assigned in different actions of a concurrent composition.²²

(L2) The same port must not be assigned in different actions of a concurrent composition.²³

Semantics

(S1) Where S_1 and S_2 are actions; P and Q are assertions:

 $\begin{array}{c} \ll P \gg S_1 \ll Q \gg \\ \ll P \gg S_2 \ll Q \gg \end{array}$ Concurrent Composition: [CC] $\begin{array}{c} \ll P \gg S_1 & \& S_2 \ll Q \gg \end{array}$

(S2) Where A_1, A_2, \ldots, A_k are asserted actions: $A_j = \ll P_j \gg S_j \ll Q_j \gg$ for $j \in 1..k$; P and Q are assertions:

CONCURRENT COMPOSITION OF K ASSERTED ACTIONS:

$$P \rightarrow P_1, P \rightarrow P_2, \cdots, P \rightarrow P_k$$

$$\ll P_1 \gg S_1 \ll Q_1 \gg$$

$$\ll P_2 \gg S_2 \ll Q_2 \gg$$

$$\cdots$$

$$\ll P_k \gg S_k \ll Q_k \gg$$

$$Q_1 \wedge Q_2 \wedge \cdots \wedge Q_k \rightarrow Q$$

$$[CCk] = Q \gg \{A_1 \& A_2 \& \dots \& A_k\} \ll Q \gg$$

In general, when the optional precondition P_j is omitted from asserted action A_j , then P may be used in its place. When all of the optional postconditions Q_j are omitted, then Q may be used for each. If any postconditions Q_j are included, then **true** may be used for omitted postconditions.

(S3) Concurrent composition is depicted as concurrent lattice combination, $\underline{i}_1 \downarrow \downarrow \underline{i}_2$, in Figure 1.3. Where S_1 and S_2 are actions, and i, j, and m are intervals:

$$\begin{split} \mathfrak{M}_{\underline{i}}[[S_1]] \wedge \mathfrak{M}_{\underline{m}}[[S_2]], \\ \mathfrak{M}_{\underline{i}}[[S_1 \ \underline{\bullet} S2 \ \underline{i}] \equiv \exists \underline{i} \subset \underline{i}, \underline{m} \subset \underline{i} \mid start(\underline{i}) = start(\underline{m}) = start(\underline{i}), \\ end(\underline{i}) = end(\underline{m}) = end(\underline{j}) \\ (there exist subintervals \underline{i} and \underline{m} of \underline{i} such that \underline{i} satisfies S1, \underline{m} satisfies S2, and \\ \underline{i}, \underline{j}, and \underline{m} share least elements and upper bounds) \end{split}$$

Semantics for more than two concurrently-composed actions are defined inductively.

²²BA D.6(L3) ²³BA D.6(L4)

(S4) Equivalently, S1 **&**S2 has the behavior of an automata transition T(s, g, d, f)[S1&S2] translated to the synchronous composition²⁴ $(T_1|T_2)[(s, s)/s, (d, d)/d]$ of transition systems where $T_1 = T(s, g, d)[S1]$ and $T_2 = T(s, g, d)[S2]$ substituting the composed states (s, s) and (d, d) by s and d. ²⁵

Example

Z.6.7 Alternative

- (1) An alternative action using guarded actions (or commands) makes the proof semantics symmetric. A boolean expression guards each alternative; guards may be evaluated in any order.²⁶ At least one of the guards must be true. If more than one guard is true, any of their alternatives may be performed.
- (2) An alternative action using if-elseif-else makes semantics asymmetric.²⁷ The order is now significant in that cascading alternatives assume that no previous alternative was taken. Sometimes, that important, sometimes not, which leads to misunderstanding and error.

```
alternative ::=
    if guarded_action { [] guarded_action }+ fi
    l
    if ( boolean_expression_or_relation ) behavior_actions
    { elsif ( boolean_expression_or_relation )
        behavior_actions }*
    [ else behavior_actions ]
    end if
guarded_action ::=
    ( boolean_expression_or_relation )~> behavior_actions
```

Legality Rules

(L1) At least one of the guards must be true.

(L2) The weakest precondition of alternative is least one guard must be true.

```
<sup>24</sup>put reference to synchronous composition here
<sup>25</sup>JP
<sup>26</sup>BLESS Differs from BA: if [] fi
<sup>27</sup>Reconciliation: add if-elsif-else
```

SAE INTERNATIONAL

Semantics

(S1) The semantics of if-fi alternative is classic²⁸ guarded commands.

(whenever a guard is true at the beginning of interval *i*, its action will be true over all of *i*, and at least one of the guards is true)

- (S2) Equivalently, if (B1)->S1[] (B2)->S2[]fi has the behavior of an automata transition T(s, g, d, f)[if (B1)->S1[] (B2)->S2[]fi] translated to the union of transition systems $T \Rightarrow T_1 \cup T_2$ where $T_1 = T(s, g \land B1, d)$ [S1] and $T_2 = T(s, g \land B2, d)$ [S2]. An arbitrary number of alternatives is defined similarly making a transition system for each alternative. At least one alternative guard must be true.
- (S3) The semantics of if-elsif-else alternative is defined in terms of and equivalent if-fi alternative.

$$\begin{split} \mathfrak{M}_{\underline{i}}[\![\text{ if (B1) S1 elsif (B2) S2 ... elsif (Bn) Sn else Sm end if }]\!] \\ \mathfrak{M}_{start(\underline{i})}[\![B_1]\!] \to \mathfrak{M}_{\underline{i}}[\![S_1]\!], \\ \mathfrak{M}_{start(\underline{i})}[\![B_2]\!] \land \neg \mathfrak{M}_{start(\underline{i})}[\![B_1]\!] \to \mathfrak{M}_{\underline{i}}[\![S_2]\!], \\ \equiv & \vdots \\ \mathfrak{M}_{start(\underline{i})}[\![B_n]\!] \land \neg \mathfrak{M}_{start(\underline{i})}[\![B_1]\!] \dots \land \neg \mathfrak{M}_{start(\underline{i})}[\![B_{n-1}]\!] \to \mathfrak{M}_{\underline{i}}[\![S_n]\!], \\ \neg \mathfrak{M}_{start(\underline{i})}[\![B_1]\!] \dots \land \neg \mathfrak{M}_{start(\underline{i})}[\![B_n]\!] \to \mathfrak{M}_{\underline{i}}[\![S_m]\!], \end{split}$$

(S4) Equivalently, if (B1)S1 elsif (B2)S2 else Sm end if has the behavior of an automata transition T(s, g, d, f)[if (B1)S1 elsif (B2)S2 else Sm end if] translated to the union of transition systems $T \Rightarrow T_1 \cup T_2 \cup T_m$ where $T_1 = T(s, g \land B1, d)$ [S1], $T_2 = T(s, g \land B2 \land \neg B1, d)$ [S2], and $T_m = T(s, g \land \neg B2 \land \neg B1, d)$ [Sm]. An arbitrary number of alternatives is defined similarly making a transition system for each alternative. ³⁰

Inference Rules

(S5) Where B1, B2, and Bn are boolean-valued expressions, and S1, S2, and Sn are actions:³¹

Alternative:

 $P \rightarrow B_1 \lor B_2 \lor \cdots \lor B_n,$ $P \land B_1 \rightarrow P_1, P \land B_2 \rightarrow P_2, \dots, P \land B_n \rightarrow P_n,$ $\ll B_1 \land P \gg S_1 \ll Q_1 \gg, \ \ll B_2 \land P \gg S_2 \ll Q_2 \gg, \dots, \ \ll B_n \land P \gg S_n \ll Q_n \gg,$ $\ll Q_1 \gg \rightarrow \ll Q \gg, \ \ll Q_2 \gg \rightarrow \ll Q \gg, \dots, \ \ll Q_n \gg \rightarrow \ll Q \gg,$ $[IF] \xrightarrow{(<P>> if (B1) -> <<P1>>S1<<Q1>> [] \cdots [] (Bn) -> <<Pn>>Sn<<Qn>> fi <<Q>>$ $²⁸Dijkstra-Gries
²⁹JP
³⁰JP
³¹The <math>\cdots$ represent elided guarded actions.

Chapter Z.6. Action

Z.6.7. Alternative

Examples

```
if
   --good Sp02 reading, reset counter
   (SensorConnected? and not MotionArtifact?) ~>
        <<SensorConnected^0 and not MotionArtifact^0>>
        numBadReadings := 0
        <<NUMBAD()>>
[] --bad Sp02, not enough bad reading to alarm
   (MotionArtifact? or not SensorConnected?) ~>
        <<all j:integer in 0 ..numBadReadings are
        MotionArtifact^(-j) or not SensorConnected^(-j)>>
        numBadReadings :=numBadReadings+1
        <<NUMBAD()>>
fi
```

```
if (SensorConnected? and not MotionArtifact?)
then
   numBadReadings := 0
else
   numBadReadings :=numBadReadings+1
end if
```

```
if
  (guard_A) ~> action_A
[]
  (guard_B) ~> action_B
[]
  (guard_C) ~> action_C
[]
  (guard_D) ~> action_D
fi
```

Z.6.8 Behavior Action Block

(1) A behavior action block (optionally) introduces local variables of bounded type and lifetimes.

Grammar

```
behavior_action_block ::=
  [ quantified_variables ] { behavior_actions }
  [ timeout behavior_time ] [ catch_clause ]
```

```
quantified_variables ::= declare { behavior_variable }+
```

- (2) The optional catch_clause allows specification of behavior upon occurrence of exceptions as defined in Z.6.11, Exception Handling.³²
- (3) Quantified variables are local variables, and exist only during lattice construction. Behavior variables are defined in Z.3.3, Behavior Variables.³³

³²BLESS Differs from BA: catch clause

³³BLESS Differs from BA: local variables for block



Figure Z.6.1: Behavior Action Block Lattice

Legality Rule

(L1) Timeout on behavior actions are not allowed on behavior transitions with timeout conditions.³⁴

Semantics

(S1) Where v is a variable identifier,t is a type, e is an expression, and S is a formula:

(there exists a variable v of type t, where v equals the value of e evaluated at at start(\underline{i}), P is true at start(\underline{i}), Q is true at end(\underline{i}), and \underline{i} satisfies S)

𝔐_i[[{ S }]] ≡ 𝔐_i[[S]]

(the meaning of braces without quantified variables is its contents)

Inference Rule

```
\exists v \in t \mid \ll P \land v = e \gg \rightarrow \ll A \gg\ll A \gg S \ll B \gg\ll B \gg \rightarrow \ll Q \ggBLOCK: [B] \ll P \gg \text{ declare } v:t:=e; \{<<A>>S <<B>>\} \ll Q \gg
```

(S2) Equivalently, $\langle P \rangle$ declare v:t:=e; { $\langle A \rangle S \rangle \langle B \rangle \rangle$ } $\langle Q \rangle$ has the behavior of an automata transition T(s, v = e, d, true)[S] from state *s* in which assertion $\ll P \gg$ holds, to state *d* in which assertion $\ll Q \gg$ holds while performing action *S*. Additionally, assertion $\ll A \gg$ must be derivable from $\ll P \gg$ with the initial value of *v*, $\ll P \land v = e \gg \rightarrow \ll A \gg$, and also $\ll B \gg \rightarrow \ll Q \gg$ in which *v* may appear in *B*, but not *Q*. ³⁵

Example

³⁴BA D.3(L11) ³⁵JP

Chapter Z.6. Action

Z.6.8. Behavior Action Block

Block from cardiac pacemaker rate controller:

```
declare --transient, local variables
  siri : real := (msr>(lrl-(f*(xl-thresh)))??msr : lrl-(f*(xl-thresh)));
  z : real := ((lrl-msr)*(lrl+msr)) / (2*(rt-lrl));
  y : real := ((lrl-msr)*(lrl+msr)) / (2*(ct-lrl));
  up_siri : real := ((cci-z)<siri ?? siri : cci-z);</pre>
  dn_siri : real := ((cci+y)<siri ?? cci+y : siri);</pre>
  down : real := cci*(1.0+(drs/100.0)); --down rate smoothing
up : real := cci*(1.0-(urs/100.0)); --up rate smoothing
{
<<((lrl-url)<>0) and (z=Z()) and (y=Y())
    and (siri=SIRi()) and (dn_siri=DN_SIRi()) and (up_siri=UP_SIRi())
    and (down=DOWN()) and (up=UP())>>
dav!((cci*((av-min_av)/(lrl-url))) + min_av)
min_cci!((url>(up_siri > up??up_siri: up)??url:(up_siri >up??up_siri:up)))
æ
max_cci!((lrl<(dn_siri<down??dn_siri:down)??lrl:(dn_siri<down??dn_siri:down)))</pre>
<<true>>
}
```

Z.6.9 Forall

(1) To specify concurrent execution of many similar actions *forall action* defines local variables restricted to an integer range,³⁶ that may then be used as variables within its block

Grammar

```
forall_action ::=
  forall variable_identifier { , variable_identifier }*
    in integer_expression .. integer_expression
    behavior_action_block
```

Semantics

- (S1) Two, identical semantics for forall action are given: weakest-precondition predicate transformer and inference rule. Weakest-precondition is much preferred, but can only be used when the wp of the body is known. Semantics for multiple quantified variables is the same as replacing "a" with a sequence of variable identifiers.
- (S2) The weakest-precondition predicate transformer for forall action, is the conjunction of the weakest precondition predicate transformed bodies with the quantified variable replaced by each value in the range, and that those transformed, substituted bodies are interference free.³⁷ The body that uses the quantified variable is S(a).

FORALL ACTION [FA]: wp(forall a in R { S(a) } , Q) = $\begin{array}{l} \forall a \in R \mid wp(S(a), Q), \\ \forall a \in R \mid interference-free(S(a)) \end{array}$

Chapter Z.6. Action

Z.6.9. Forall

³⁶BLESS Differs from BA: only integer range

³⁷Interference freedom is none of the concurrent actions assigns values that other actions either use or assigns.

 $\mathfrak{M}_{\underline{i}}[[forall a in R \{<<p(a)>>S(a)<<q(a)>>\}]]$ $\exists i_{1} \in i, i_{2} \in i, ..., i_{n} \in i,]$

 $\begin{array}{l} \underbrace{\mathbf{i}}_{1} = \underbrace{\mathbf{i}}_{1} & \underbrace{\mathbf{j}}_{2} & \underbrace{\mathbf{j}}_{1} & \underbrace{\mathbf{j}}_{n} \\ \equiv & \forall a \in R \mid \mathfrak{M}_{start(\underline{\mathbf{i}}_{a})} \llbracket p_{a} \rrbracket \\ \forall a \in R \mid \mathfrak{M}_{\underline{\mathbf{i}}_{a}} \llbracket < \mathbf{p} (\mathbf{a}) >> S (\mathbf{a}) << \mathbf{q} (\mathbf{a}) >> \rrbracket \\ \forall a \in R \mid \mathfrak{M}_{end(\underline{\mathbf{i}}_{n})} \llbracket q_{a} \rrbracket$

(the satisfying interval is the concurrent composition of intervals satisfying the body for each value a in R)

Inference Rule

(S3) Where *B*(*i*) is the value of *B* after the ith iteration, *E* is a boolean-valued expression, *B* is an integer-valued function, *S* is an action, and *P*, *I*, and *Q* are assertions:

$$\begin{split} P & \rightarrow \forall a \in [lb..ub] \ R_a \\ & \ll R_a \gg S_a \ll T_a \gg \\ & \forall a \in [lb..ub] \ T_a \ \rightarrow \ Q \\ & \forall a \neq b \in [lb..ub] \ \text{interference-free}(S_a, S_b) \end{split}$$

FORALL ACTION: [FA] *«P»* forall a:t in lb..ub {<<R>>>S<<T>>} *«Q»* (to prove forall action requires: the precondition imply all inner preconditions, the body is correct, all inner

postconditions together imply the postcondition, and all actions are inteference-free)

(S4) Equivalently, forall a:t in lb..ub <<R>>S<<T>> has the behavior of an automata transition T(s, g, d)[forall a:t in lb..ub S] translated to the union of transition systems $T \Rightarrow T_1 \cup T_2 \ldots \cup T_m$ where $T_1 = T(s, g \land (t = lb), d)$ [S], $T_2 = T(s, g \land (t = lb + 1), d)$ [S], and $T_m = T(s, g \land (t = ub), d)$ [S]. An arbitrary number of alternatives is defined similarly making a transition system for each alternative. ³⁸

Example

Z.6.10 Loops

(1) Loops allow actions to be repeated in some controlled manner.

³⁸JP

Z.6.10.1 While Loop

(1) The while loop repeats an action while a guard (boolean expression) is true. While loops may have invariant assertion, and a bound function. The *invariant* must be true before and after each iteration. The *bound function* when positive must imply the guard is true; the bound function when zero or less must imply the guard is false; and, each iteration of the loop must decrease the value of the bound function.

```
Grammar
```

```
while_loop ::=
   while ( boolean_expression_or_relation )
   [ invariant assertion ]
   [ bound integer_expression ]
   behavior_action_block
```

Semantics

(S1) Where B(i) is the value of *B* after the ith iteration, *E* is a boolean-valued expression, *B* is an integer-valued function, *S* is an action, and *P*, *I*, and *Q* are assertions:

$$P \rightarrow I$$

$$I \rightarrow wp(S, I)$$

$$(I \land \neg E) \rightarrow Q$$

$$B > 0 \rightarrow E$$

$$B(i) > B(i + 1)$$
Loop: [L] \implies while (E) invariant <*> bound B {S} «Q»*

- (S2) Equivalently, while (E) { S } has the behavior of an automata transition T(s, g, d, f)[while (E) { S }] translated to the union of transition systems $T \Rightarrow T_1 \cup T_2 \cup T_3 \cup T_4$ where $T_1 = T(s, g \land E, c)[S]$, $T_2 = T(c, E, c)[S]$, $T_3 = T(c, \neg E, d, f)[S]$, and $T_4 = T(s, \neg E, d, f)$, by introducing a new execution state c. If defined, invariant <<I>> must hold for states s, d, and c. ³⁹
 - Example

```
while ((dc <> dl[k].code) and
      ((PCA_Properties::Drug_Library_Size-k)>0))
    invariant <<INVW()>>
    bound (PCA_Properties::Drug_Library_Size-k)
    {
        {
            <<((PCA_Properties::Drug_Library_Size-k)>0) and INVW()>>
            k:=k+1
            <<(0<(PCA_Properties::Drug_Library_Size-(k-1))) and INVW()>>
        }
        <<INVW() and not
            ((dc<>dl[k].code) and
                ((PCA_Properties::Drug_Library_Size-k)>0))>>
```

³⁹JP

Z.6.10.2 For Loop

(1) A for loop is a handy specialization of a while loop, that introduces an integer variable, defined over an integer range,⁴⁰ implicitly initialized at the lower bound, incremented after each iteration, and loop termination after the variable equals the upper bound.

Grammar

```
for_loop ::=
  for integer_identifier in integer_expression .. integer_expression
    [ invariant assertion ] { asserted_action }
```

Naming Rule

(N1) The integer identifier of a for control construct represents a variable whose scope is local to the for construct. Such a variable must not be otherwise be visible in scope.⁴¹

Legality Rules

- (L1) The lower bound must be at most the upper bound.
- (L2) An integer identifier of a for loop is not a valid target for an assignment action.⁴²

Semantics

(S3) Where a is a fresh integer variable, 1b and ub are integer-valued expressions for the lower-bound and upper-bound respectively, I is a predicate invariant before and after each execution of the loop, and S (a) are behavior actions that use a:

(S4) Equivalently, for (a in lb..ub) { S(a) } has the behavior of an automata transition

T(s,g,d)[for (a in lb..ub) { S(a) }] translated to the union of transition systems $T \Rightarrow T_1 \cup T_2 \ldots \cup T_m$ where $T_1 = T(s,g,c_1)[S(lb)]$, $T_2 = T(c_1,true,c_2)[S(lb+1)]$, and $T_m = T(c_{m-1},true,d)[S(ub)]$, by introducing a new execution states $c_1 \ldots c_{m-1}$, where m = (ub - lb) + 1. If defined, invariant <<I>> must hold for states s, d, and $c_1 \ldots c_{m-1}$.

```
Example
```

for (i in lb..ub) invariant <<A()>> { h[i] := g[i] }

⁴⁰BLESS Differs from BA: only integer range
 ⁴¹BA D.6(N1)
 ⁴²BA D.6(L2)
 ⁴³JP

Chapter Z.6. Action

Z.6.10. Loops

Z.6.10.3 Do-Until Loop

 A do-until loop is another specialization of a while loop in which the body is executed unconditionally before evaluating the guard.

(S5) Where B(i) is the value of *B* after the ith iteration, *E* is a boolean-valued expression, *B* is an integer-valued function, *S* is behavior actions, and *P*, *I*, and *Q* are assertions:

(S6) Equivalently, do S until (E) has the behavior of an automata transition T(s, g, d, f)[do S until (E)] translated to the union of transition systems $T \Rightarrow T_1 \cup T_2 \cup T_3$ where $T_1 = T(s, g, c)$ [S], $T_2 = T(c, g \land \neg E, c)$ [S], and $T_3 = T(c, E, d, f)$, by introducing a new execution state c. If defined, invariant <<I>> must hold for states s, d, and c. ⁴⁴

Z.6.11 Exception Handling

(1) Safety-critical systems need to define system behavior in every exceptional circumstance. Therefore a way to specify how those exceptions shall be detected, reported, and resolved. BLESS concerns mostly the reporting part plus some detection. Most importantly, BLESS behavior does not resolve exceptions; it just emits an event out a port with an error code. The Error Model Annex⁴⁵ (EMV2) was made to be used to define system response to faults like BLESS exceptions.

Grammatically, to catch an exception involves adding an optional catch clause to block. Testing for anomalous conditions and raising exceptions adds another basic action.

Grammar

```
catch_clause ::= catch { ( exception_label : basic_action ) }+
exception_label ::= { exception_identifier }+ | all
```

(2) Using all as the exception label will catch every exception with the preceding block. Multiple exceptions may cause the same action, catch (x1 x2 x3:a), or different actions, catch (x1:a1) (x2 x3:a2)

⁴⁴ IP

⁴⁵SAE International Standard AS5506B Annex E

SAE INTERNATIONAL

- (3) When exceptions are caught by threads, transition to a special state may be forced with the issue_exception action (Z.6.4.5). This is not allowed within subprograms, because they don't have states.
- (4) Exceptions may be thrown automatically (i.e. divide by zero) or deliberately with a when-throw action.

when_throw ::= when (boolean_expression) throw exception_identifier

Semantics

(S1) Where v is a variable identifier,t is a type, e is an expression, S is a formula, x is an exception identifier, k is an integer-valued expression, and r!(k) is a basic action that sends an event out error data port r with error code k:

```
 \begin{split} \mathfrak{M}_{\underline{i}} & \begin{bmatrix} \text{declare } v:t:=e \ \{ S \ \} \ \text{catch} (x:r!(k)) \end{bmatrix} \\ & \equiv \mathfrak{M}_{\underline{i}} \begin{bmatrix} \text{declare } v:t:=e \ \{ S \ \} \end{bmatrix} \lor (x \in \underline{i} \land \mathfrak{M}_{\underline{i}} \begin{bmatrix} r!(k) \end{bmatrix}) \\ (either the lattice is constructed normally, or exception x occurred and value k sent out error port r) \\ \end{split}
```

(S2) Semantics for multiple exception labels and actions extends that above.⁴⁶

Example

The following example performs behavior actions when in state s and condition c is true before transitioning to state d. The behavior actions are to do some work followed by morework concurrently-composed with a when-throw action that raises exception x, that when caught sends an event out of port er.

s -[c]-> d {work; {morework&when (badthing) throw x}catch (x:er!) };

Z.6.12 Locking Actions

Locking actions are part of the BLESS grammar to retain backward compatibility with BA programs that use them.⁴⁷

The four locking actions:

- *!< enter critical section
- *!> leave critical section
- !< lock data component
- !> unlock data component

Grammar

```
locking_action ::= *!< | *!> |
required data access name !<</pre>
```

required_data_access_name !< | required_data_access_name !>

⁴⁶SOMEBODY OUGHT TO WRITE A STANDARD LIST OF BUILT-IN EXCEPTIONS LIKE DIVIDE BY ZERO OR ARITHMETIC OVERFLOW.

⁴⁷Reconciliation: locking actions

Locking actions were originally omitted from BLESS because they void the assumption that the time between dispatch and suspension is 'negligible'. Although the definition of 'negligible' has been deliberately left fuzzy, but stopping execution when some other thread had locked a shared data component, or not exited their mutual critical section. is certainly not negligible.

Anyway, locking actions are a rather blunt mechanism to enforce interference freedom. There are much more adroit means in safety-critical embedded system to share information that don't require locking actions.

Legality Rule

(L1) Accesses to shared data components must be used in a way that no complete state can be reached if a resource has been locked (using for instance Get_Resource, or !<) and not released (using for instance Release_Resource, or !>).⁴⁸

Semantics

- (S1) Data accesses are similarly subject to a communication protocol between the calling behavior (the client) and the parent component owning the data (the server).
 - required_data_access_name !<
 - required_data_access_name !>
 - *!< and *!>

A shared data access lock dataname ! < is hence encoded by T(g, s, d)[dataname! <] = (s, g, sds, c), (c, sdf, true, d). The output port sds encodes the request to dataname and the input port spf is dispatched when access to dataname is granted. Get_Resource and Release_Resource actions are treated similarly.

Z.6.13 Combinable Operations

Combinable operations are both indivisible and possibly simultaneous. They allow concurrent access to shared data structures. Crucially, combinable operations upon the same target, have the same effect whether executed individually or simultaneously. All combinable operations have three parameters: a target variable of appropriate type, declared to be shared; a value to be used in the operation; and an identifier of a local variable to hold the result. Combinable operations on shared variables provide concurrent, interference-free access to spread data structures, particularly arrays. Used properly, a set of combinable operations has the same effect executed in any order, or simultaneously.

Grammar

⁴⁸BA D.6(L7)



Figure Z.6.2: Single Fetch-Add

```
combinable_operation ::=
fot abadd
```

```
fetchadd
( target_variable_name , arithmetic_expression [, result_identifier] )
( fetchor | fetchand | fetchxor )
( target_variable_name , boolean_expression [, result_identifier] )
|
swap
( target_variable_name , reference_variable_name , result_identifier )
```

Z.6.13.1 Fetch-Add

(1) A single fetch-add operation has the effect of placing the target variable's value into the result variable while indivisibly incrementing the value of the target variable by the value of the expression. Where s is a shared integer name, e is an integer-valued expression, and r is an identifier of an integer variable

 $\mathfrak{M}_{\underline{i}}[[\texttt{fetchadd}(s,e,r)]] \equiv \begin{array}{l} \mathfrak{M}_{end(i)}[[s]] = \mathfrak{M}_{start(\underline{i})}[[s]] + \mathfrak{M}_{start(\underline{i})}[[e]]\\ \mathfrak{M}_{end(i)}[[r]] = \mathfrak{M}_{start(\underline{i})}[[s]] \end{array}$

(the meaning of fetch-add over an interval \mathbf{i} , is the meaning of r at the end of \mathbf{i} equals s at the start of \mathbf{i} , an s at the end of \mathbf{i} equals the sum of s and e at the start of \mathbf{i})

(2) When two fetch-add operations target the same shared integer, the result is non-deterministic, however it must be equivalent to *some* series of fetch-adds. Where *s* is a shared integer name, *e*₁ and *e*₂ are integer-valued expressions, *r*₁ and *r*₂ are identifiers of integer variables, and *F* is the text **fetchadd(**s, e1, r1) & **fetchadd(**s, e2, r2) :

$$\begin{split} \mathfrak{M}_{end(i)}[\![s]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] + \mathfrak{M}_{start(i)}[\![e_1]\!] + \mathfrak{M}_{start(i)}[\![e_2]\!] \\ \mathfrak{M}_{end(i)}[\![r_1]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] \\ \mathfrak{M}_{end(i)}[\![r_2]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] + \mathfrak{M}_{start(i)}[\![e_1]\!] \\ \mathfrak{M}_{end(i)}[\![s]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] + \mathfrak{M}_{start(i)}[\![e_1]\!] \\ \mathfrak{M}_{end(i)}[\![s]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] + \mathfrak{M}_{start(i)}[\![e_2]\!] \\ \mathfrak{M}_{end(i)}[\![r_1]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] + \mathfrak{M}_{start(i)}[\![e_2]\!] \\ \mathfrak{M}_{end(i)}[\![r_1]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] + \mathfrak{M}_{start(i)}[\![e_2]\!] \\ \mathfrak{M}_{end(i)}[\![r_2]\!] &= \mathfrak{M}_{start(i)}[\![s]\!] \end{split}$$

Chapter Z.6. Action

Z.6.13. Combinable Operations



Figure Z.6.3: Two Fetch-Adds

(the meaning of concurrent fetch-adds over an interval \mathbf{i} , is the meaning of s at the end of \mathbf{i} equals the sum of s, e_1 , and e_2 at the start of \mathbf{i} , and either r_1 at the end of \mathbf{i} equals s at the start of \mathbf{i} , and r_2 at the end of \mathbf{i} equals the sum of s and e_1 at the start of \mathbf{i} , or r_2 at the end of \mathbf{i} equals s at the start of \mathbf{i} , and r_1 at the end of \mathbf{i} equals the sum of s and e_1 at the start of \mathbf{i} , or r_2 at the end of \mathbf{i} equals s at the start of \mathbf{i} , and r_1 at the end of \mathbf{i} equals the sum of s and e_2 at the start of \mathbf{i})

(3) If fetch-adds are executed in index order, 1 to *n*, then the target *s* will be incremented by the sum of the expressions, each result r_j is the sum of the target and all expressions e_1 to $e_j - 1$, and *M* is the text **fetchadd**(s,el,rl); ...; **fetchadd**(s,en,rn).⁴⁹

$$\mathfrak{M}_{\underline{i}}\llbracket M \rrbracket = \begin{array}{l} \mathfrak{M}_{\mathrm{end}(i)}\llbracket s \rrbracket = \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket + \sum_{k=1}^{n} \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket e_{k} \rrbracket \\ \mathfrak{M}_{\mathrm{end}(i)}\llbracket r_{1} \rrbracket = \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket \\ \forall j \in 2..n \mid \mathfrak{M}_{\mathrm{end}(i)}\llbracket r_{j} \rrbracket = \begin{array}{l} \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket \\ + \sum_{k=1}^{j-1} \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket e_{k} \rrbracket \end{array}$$

(4) In the general case of *n* concurrent fetch-adds, requires use of non-deterministic permutations from §1.5. For that, a sequence *P* is defined to be a permutation of the numbers 1 to *n*, to indicate any ordering of *n* fetch-adds, with P(j) being the *j*th element in *P*, and $P^{-1}(j)$ being the index of the element of *P* that holds *j*. Let *C* be the text fetchadd(s,el,rl) & ... & fetchadd(s,en,rn):⁵⁰

$$\mathfrak{M}_{\underline{i}}\llbracket C \rrbracket = \begin{array}{l} \mathfrak{M}_{\mathrm{end}(i)}\llbracket s \rrbracket = \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket + \sum_{k=1}^{n} \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket e_{k} \rrbracket \\ \exists P \leftrightarrows (1, \dots, n) \mid \forall j \in 1..n \mid \\ \mathfrak{M}_{\mathrm{end}(i)}\llbracket r_{j} \rrbracket = \begin{array}{l} \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket + \\ \sum_{k=1}^{P^{-1}(j)} \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket e_{P^{-1}(k)} \rrbracket \end{array}$$

(the target is incremented by sum of the fetch-add parameters; and the results if the fetch-adds occurred in a arbitrary order)

(5) Sometimes, the return value of fetch-add is not needed and omitted. Let C₂ be the text fetchadd (s, e1) & ... & fetchadd (s, en)

⁴⁹semicolon separates elements of action sequences

⁵⁰ampersand separates elements of action sets



Figure Z.6.4: Many Concurrent Fetch-Adds

$$\begin{split} \mathfrak{M}_{\underline{i}}[\![C_2]\!] &\equiv \mathfrak{M}_{\mathrm{end}(i)}[\![s]\!] = \mathfrak{M}_{\mathrm{start}(\underline{i})}[\![s]\!] + \sum_{k=1}^{n} \mathfrak{M}_{\mathrm{start}(\underline{i})}[\![e_k]\!] \\ (the target is incremented by sum of the fetch-add parameters) \end{split}$$

(6) However, usually the parameter value is constant 1 or -1. Let I be the text "fetchadd(s,1,r1) ... & fetchadd(s,1,rn) "

$$\begin{split} \mathfrak{M}_{\mathrm{end}(i)}[\![s]\!] &= \mathfrak{M}_{\mathrm{start}(i)}[\![s]\!] + n\\ \mathfrak{M}_{\mathrm{i}}[\![I]\!] &\equiv \exists P \leftrightarrows (1, \dots, n) \mid \forall j \in 1..n \mid \end{split}$$

$$\mathfrak{M}_{\mathrm{end}(i)}\llbracket r_{j}\rrbracket = \mathfrak{M}_{\mathrm{start}(i)}\llbracket s\rrbracket + P^{-1}(j) - 1$$

(the target is incremented by the number of fetch-add-one operations s + n; and the results are some nondeterministic permutation of (s, ..., s + n - 1))

That each of the results are both in range and different, will be used to for concurrently-accessible data structures to assure interference-freedom. This is the classic "Deli" algorithm wherein patrons take a ticket with a number to await their turn to be served. Fetch-add-one allows an unlimited number of tickets to be issued simultaneously.

(7) Complementing fetch-add-one, is the decrementing parameter -1. Let D be the text fetchadd (s, -1, r1) &

... & fetchadd(s,-1,rn):

 $\mathfrak{M}_{\underline{i}}\llbracket D \rrbracket = \begin{array}{l} \mathfrak{M}_{\mathrm{end}(i)}\llbracket s \rrbracket = \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket - n \\ \exists P \leftrightarrows (1, \dots, n) \mid \forall j \in 1..n \mid \mathfrak{M}_{\mathrm{end}(i)}\llbracket r_j \rrbracket = \mathfrak{M}_{\mathrm{start}(\underline{i})}\llbracket s \rrbracket - P^{-1}(j) + 1 \end{array}$

Z.6.13.2 Fetch-And Fetch-Or Fetch-Xor

Logical operations can be combined too. However, until a need is found, they will be unimplemented.

Z.6.13.3 Swap

Dynamic data structures can be concurrently manipulated with swap acting on pointers, or references. However, reference types were deliberately omitted from the type system for BLESS. Therefore, swap is in the grammar, but its use is uncertain, and currently unimplemented. Chapter Z.7

Behavior Expression

Z.7.1 Value

- (1) For threads, value has all the options as subprograms¹ plus port values, a test of the current mode, and reference to property constants for this component.
- (2) Values are evaluated from incoming ports and parameters, local variables, referenced data subcomponents, as well as port count, port fresh, and port dequeue.²

Grammar

```
value ::=
  now | tops | timeout null | in mode ( { mode_identifier }+ )
  | value_constant | variable_name | function_call | port_value
```

now the present instant with type time

tops time-of-previous-suspension

```
timeout AADL runtime service for hybrid dispatch protocol threads: (now-tops) < Timing_Properties::Period
```

in mode is true when AADL mode is among those listed; false otherwise

value_constant defined in §Z.7.2, Value Constant

variable_name defined in §Z.7.3, Name

function_call defined in §Z.7.8, Function Invocation

port_value defined in §Z.7.9, Port Value

¹see §Z.10.3 ²BA D.7(3)

Z.7.2 Value Constant

(1) Value constants are Boolean, numeric or string literals, property constants or property values.³

Grammar

```
value_constant ::=
  true | false | numeric_literal | string_literal
  | property_constant | property_reference
```

(2) Numeric literals are defined in §2.4 Numeric Literals. String literals are defined in §2.5 String Literals.

Semantics

```
\mathfrak{M}_{i}[[\texttt{true}]] \equiv \top (the meaning of true is customary)
\mathfrak{M}_{i}[[\texttt{false}]] \equiv \bot (the meaning of false is customary)
```

Z.7.2.1 Property Constant

(1) Property constants are values that are defined in AADL property sets.⁴

```
Grammar property_constant ::=
```

property_set_identifier :: property_constant_identifier

Semantics

(S1) The meaning of property constants are defined by the AADL standard, AS5506C §11.1.3 Property Constants.

Z.7.2.2 Property Reference

(1) Property values may be defined in property sets, or attached to a component or feature.⁵

```
Grammar

property_reference ::=

( # [ property_set_identifier :: ]

| component_element_reference #

| unique_component_classifier_reference #

| self )

property_name
```

(2) The property may be relative to the component containing the behavior annex subclause: a subcomponent, a bound prototype, a feature, or the component itself.

³BA D.7(4)
 ⁴AS5506C §11.1.3 Property Constants
 ⁵BLESS Differs from BA: no local variable properties

Chapter Z.7. Behavior Expression

Z.7.2. Value Constant

SAE INTERNATIONAL

Grammar

```
component_element_reference ::=
   subcomponent_identifier | bound_prototype_identifier
   | feature_identifier | self
```

- (3) Because AADL property values may be arrays or records, a property name may include array indices or record field identifiers.
- (4) When the property is a range, the upper bound or lower bound of the property value can be referenced using upper_bound and lower_bound keywords.⁶
- (5) When a property is a record, the field of a property value can be referenced using a dot separator between the property identifier and the field identifier.⁷
- (6) When a property is an array, elements of the property value can be referenced using an integer value between brackets.⁸

Grammar

```
property_name ::= property_identifier { property_field }*
property_field ::=
  [ integer_value ] | . field_identifier | . upper_bound | . lower_bound
```

(7) Property values may be from any component specified by its package name, type identifier, and optionally implementation identifier.

```
unique_component_classifier_reference ::=
    { package_identifier :: }* component_type_identifier
    [ . component_implementation_identifier ]
```

Z.7.3 Name

(1) A name is a sequence of identifiers, with optional array indices, separated by periods. Section §Z.8, Types, defines the relationship between names and elements of values having constructed types: arrays, records, and variants. A slice, or portion of an array, may be named by an integer-valued range as its array index.

Grammar

```
name ::=
  root_identifier { [ index_expression_or_range ] }*
  { . field_identifier { [ index_expression_or_range ] }* }*
```

(2) An array index must be an integer-valued expression (§Z.7.4), or a *slice* defined as an integer-valued range: lower bound . . upper bound.

```
index_expression_or_range ::= integer_expression [ .. integer_expression ]
```

```
<sup>6</sup>BA D.7(9)
<sup>7</sup>BA D.7(10)
<sup>8</sup>BA D.7(11)
```

Chapter Z.7. Behavior Expression
Legality Rules

(L1) Array indices must be non-negative.

- (L2) An array index or slice must be in the array's range. Names with array indexes outside of the array's range have undefined value and have undefined type.
- (L3) A slice's lower bound must be at most its upper bound.

Semantics

(S1) Where x is a variable name, y is a value, s is a state, and the pair $(x, y) \in s$:

 $\mathfrak{M}_{\mathbf{x}}[\mathbf{x}] \equiv \mathbf{y}$ (the meaning of a variable name in a state is its value)

Where a is an array name, i is an integer value or values for a multidimensional array, y is a value, s is a state, and the pair $(a[i], y) \in s$:

 $\mathfrak{M}_{s}[a[i]] \equiv \mathbf{y}$ (the meaning of an array in a state is the value associated with its index)

Where r is an record name, l is a label, y is a value, s is a state, and the pair $(r,l,y) \in s$:

 $\mathfrak{M}_{s}[[r.l]] \equiv y$ (the meaning of a record in a state is its value of its selected label)

Where v is a variant name with discriminator d, l is a label, y is a value, s is a state, and the pairs $(v.d, l), (v.l, y) \in s$:

 $\mathfrak{M}_{\mathbf{c}}[v,l] \equiv \mathbf{v}$ (the meaning of a variant is the value of the element having the label of the discriminator)

Expression Z.7.4

- (1) An *expression* defines a value derived from other values by numeric or boolean operations. The type of subexpressions must be compatible with the expression's operator. The conditional boolean operators, and then and or else, demand evaluation of its left-side subexpression before its right-side subexpression, which is then evaluated only if it makes a difference to the result.¹⁰ The other numeric and boolean operators have customary meanings.¹¹
- (2) Expressions have been defined to perform calculations with the complexity of programming languages such as Ada.¹² This expression language is derived from ISO/IEC 8652:1995(E), Ada95 Reference Manual §4.4.¹³

Grammar

⁹A name may be a simple identifier, or a compound name using indexes and/or labels. Here that name must correspond to a variable. In the following the name must correspond to an array, record or variant.

 $^{^{10}}$ BA R.7(12)

¹¹BA D.7(1) ¹²BA D.7(2)

¹³BA D.7(5)

expression ::= subexpression

[{ + numeric_subexpression }+ | { * numeric_subexpression }+ - *numeric_*subexpression 1 / numeric_subexpression L **mod** *natural* subexpression **rem** integer subexpression ****** *numeric_*subexpression { and boolean_subexpression }+ | { or boolean_subexpression }+ | { xor boolean_subexpression }+ and then boolean_subexpression or else boolean_subexpression] 1

Legality Rules

- (L1) Operators have no precedence; parentheses must disambiguate operator order.¹⁴
- (L2) Operands of logical operators must be boolean.¹⁵
- (L3) Operands of numeric operators must be numeric.¹⁶

Semantics

(S1) Where e and f are numeric-valued expressions, and A and B are boolean-valued expressions:

 \mathfrak{M}_{i} [e+f] $\equiv \mathfrak{M}_{i}$ [e] $+ \mathfrak{M}_{i}$ [f] (the meaning of + is addition) \mathfrak{M}_{i} [[$e \star f$]] = \mathfrak{M}_{i} [[e]] $\times \mathfrak{M}_{i}$ [[f]] (the meaning of \star is multiplication) \mathfrak{M}_{i} $[e-f] = \mathfrak{M}_{i}$ $[e] - \mathfrak{M}_{i}$ [f] (the meaning of - is subtraction) \mathfrak{M}_{i} [[e/f]] = \mathfrak{M}_{i} [[e]] ÷ \mathfrak{M}_{i} [[f]] (the meaning of / is division) \mathfrak{M}_{i} [$e \star \star f$] $\equiv \mathfrak{M}_{i}$ [e] \mathfrak{M}_{i} [f] (the meaning of \star is exponentiation) \mathfrak{M}_{i} [e **mod** f] = \mathfrak{M}_{i} [[e] mod \mathfrak{M}_{i} [f] (the meaning of mod is modulus) \mathfrak{M}_{i} [[e rem f]] = \mathfrak{M}_{i} [[e]] - (\mathfrak{M}_{i} [[f]] × (\mathfrak{M}_{i} [[e]] ÷ \mathfrak{M}_{i} [[f]])) (the meaning of rem is remainder)¹⁷ $\mathfrak{M}_{i}[A \text{ and } B] \equiv \mathfrak{M}_{i}[A] \land \mathfrak{M}_{i}[B]$ (the meaning of **and** is conjunction) $\mathfrak{M}_{i}[A \text{ or } B] \equiv \mathfrak{M}_{i}[A] \lor \mathfrak{M}_{i}[B]$ (the meaning of **or** is disjunction) $\mathfrak{M}_{i}[A \text{ xor } B] \equiv \mathfrak{M}_{i}[A] \oplus \mathfrak{M}_{i}[B]$ (the meaning of **xor** is exclusive-disjunction) $\mathfrak{M}_{\underline{i}}[\![A \text{ and then } B]\!] \equiv \mathfrak{M}_{\underline{i}}[\![A]\!] \to \mathfrak{M}_{\underline{i}}[\![B]\!]$ (second term not evaluated if first term is false)¹⁸ $\mathfrak{M}_{\mathbf{i}}[\![A]\!] \to \top$ (second term not evaluated if first term is true)¹⁹ $\mathfrak{M}_{\mathbf{i}}[[A \text{ or else } B]] \equiv$ $\neg \mathfrak{M}_{\mathbf{i}}\llbracket A \rrbracket \rightarrow \mathfrak{M}_{\mathbf{i}}\llbracket B \rrbracket$

¹⁴BLESS Differs from BA: operator precedence ¹⁵BA D.7(L3)

¹ BA D.7(L3)

¹⁶BA D.7(L5)

¹⁷**Reconciliation:** rem

¹⁸**Reconciliation:** and then

¹⁹Reconciliation: or else

Z.7.5 Subexpression

 A subexpression allows negation, complement and grouping with parentheses, or is a conditional expression (§Z.7.6).

Grammar

expression_or_relation ::= subexpression [relation_symbol subexpression]

Semantics

(S1) Where e is a numeric-valued expression, A is a boolean-valued expression, and c, d are expressions:

```
\begin{split} \mathfrak{M}_{\underline{i}}[\![-e]\!] &\equiv 0 - \mathfrak{M}_{\underline{i}}[\![e]\!] (\text{the meaning of - is negation}) \\ \mathfrak{M}_{\underline{i}}[\![abs e]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![(if e^{>=0} then e else -e)]\!] (\text{the meaning of } abs is absolute value)^{20} \\ \mathfrak{M}_{\underline{i}}[\![not A]\!] &\equiv \neg \mathfrak{M}_{\underline{i}}[\![A]\!] (\text{the meaning of } not is complement) \\ \mathfrak{M}_{\underline{i}}[\![(A)]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![C]\!] &= \mathfrak{M}_{\underline{i}}[\![d]\!] (\text{the meaning of parenthesis is its contents}) \\ \mathfrak{M}_{\underline{i}}[\![c=d]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![c]\!] &= \mathfrak{M}_{\underline{i}}[\![d]\!] (\text{the meaning of } = is equality) \\ \mathfrak{M}_{\underline{i}}[\![c<>d]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![c]\!] &\neq \mathfrak{M}_{\underline{i}}[\![d]\!] (\text{the meaning of } < is less than) \\ \mathfrak{M}_{\underline{i}}[\![c>d]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![c]\!] &\leq \mathfrak{M}_{\underline{i}}[\![d]\!] (\text{the meaning of } > is greater than) \\ \mathfrak{M}_{\underline{i}}[\![c^{<}=d]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![c]\!] &\leq \mathfrak{M}_{\underline{i}}[\![d]\!] (\text{the meaning of } <= is at most) \\ \mathfrak{M}_{\underline{i}}[\![c^{>}=d]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![c]\!] &\leq \mathfrak{M}_{\underline{i}}[\![d]\!] (\text{the meaning of } <= is at least) \\ \end{split}
```

Z.7.6 Conditional Expression

 A conditional expression determines the value of an expression by evaluating a boolean expression or relation, then choosing between alternative expressions, returning the first if true or the second if false.

Grammar

(S1) Where t and f are expressions and B is a boolean-valued expression or relation:

²⁰Reconciliation: absolute value²¹Reconciliation: inequality

Chapter Z.7. Behavior Expression

Z.7.5. Subexpression

 $\mathfrak{M}_{\underline{i}}[\texttt{(if B then t else f)}] \equiv \mathfrak{M}_{\underline{i}}[\texttt{(B??t:f)}] \equiv \mathfrak{M}_{\underline{i}}[\mathfrak{M}_{\underline{i}}] \to \mathfrak{M}_{\underline{i}}[\mathfrak{M}_{\underline{i}}]$

(choose first expression if true; second expression if false)

Consistency Rule

(C1) All expressions of a conditional expression must have the same type.

Examples

```
(if SensorConnected? and not MotionArtifact? then Sp02? else 0)
(lrl<(dn_siri<down??dn_siri:down)??lrl:(dn_siri<down??dn_siri:down))</pre>
```

Z.7.7 Case Expression

(1) A case expression extends the conditional expression to more than two choices. If one guard (boolean expression or relation) of a case choice is true, then the value of the case expression is the expression of that choice. If more than one case choice guard is true, the value is chosen non-deterministically from their expressions. If no case choice guard is true, the value is null.

(S1) Where B1 ... Bj are boolean-valued expressions or relations, and e1 ... ej are expressions of the same type:

Consistency Rule

(C1) All expressions of case choices in a case expression must have the same type.

Z.7.8 Function Invocation

(1) A function call is the invocation of a subprogram having a special form.²² AADL subprogram components that may be invoked as functions must have one **out** parameter, preceded by any number of **in** parameters.

```
subprogram f
features
    pl : in parameter tl;
        .
        .
        pk : in parameter tk;
        result : out parameter resultType;
annex Action {** . . . **};
end mul;
```

- (2) The identifiers of the formal parameters in a function call, correspond to the in parameters of the AADL subprogram component. Subprograms invoked as functions must use formal-actual pairs as arguments. These substitutions of actual for formal parameters are applied to the subprogram's pre- and post-conditions when verification conditions for function invocation are generated.
- (3) Subprograms in other packages may be invoked as functions by prefacing their identifier with package identifiers separated by double colons.²³

Grammar

```
function_call ::=
  { package_identifier :: }* function_identifier ( [ function_parameters ] )
function_parameters ::= formal_expression_pair { , formal_expression_pair }*
formal_expression_pair ::= formal_identifier => actual_expression
```

Semantics

(S1) Where *C* is the name of a function having formal parameters f_1, \ldots, f_k , and e_1, \ldots, e_k are expressions:

 $\mathfrak{M}_{\underline{i}}\llbracket C(f_1 \Rightarrow e_1, \dots, f_k \Rightarrow e_k) \rrbracket \equiv \mathfrak{M}\llbracket C \rrbracket (f_1 \Rightarrow \mathfrak{M}_{\underline{i}}\llbracket e_1 \rrbracket, \dots, f_k \Rightarrow \mathfrak{M}_{\underline{i}}\llbracket e_k \rrbracket)$ (the meaning of a function call, is the meaning of its name, applied to the meanings of its parameters)

Legality Rule

- (L1) Subprograms invoked as functions must have all but the last parameter an in parameters, and the last parameter must be an out parameter.
- (L2) Subprograms invoked as functions must be side-effect free; their only result is the value returned.

Examples

²²Ordinarily, function calls cannot be used within expressions, because AADL doesnt have a pure function, distinct from its subprogram classifier. Because an AADL subprogram is not limited to determining its return value solely from passed values, evaluation of AADL subprograms may have side effects. Functions are AADL subprograms that are purely functional. Then function calls can be used in expressions within BA2015.

²³Reconciliation: removed \$ from function invocation

This example shows the use of variable labels as temporary variables to pass data between successive actions.

```
data number
end number;
subprogram mul
features
 --this is in the special form for a subprogram to be a function,
 --single out parameter preceded by any number of in parameters
  --may invoked within expressions as mul(e1,e2),
  --or actions as mul(v1,v2,v3)
 x : in parameter number;
 y : in parameter number;
 z : out parameter number;
annex Action {**
 post z=x*y --postcondition relating result to values of inputs
 { z := x*y <<z=x*y>> }
**};
end mul;
subprogram cube
features --cube is also a function
 x : in parameter number;
 y : out parameter number;
      --features other than parameters follow the out parameter
 mul : requires subprogram access mul;
annex Action {**
 post y=x*x*x
 variables --existential quantification introduces local variables
   tmp : number;
 { mul(x,x,tmp) --invoke mul as subprogram
   ; <<tmp=x*x>> --sequential composition
   y := mul(tmp,x) <<y=x*x*x>> } --invoke mul as function
**};
end cube;
```

Z.7.9 Port Value

(1) The core language defines that data from data ports is made available to the application source code (and Behavior_Specification) through a port variable with the name of the port. If no new value is available since the previous freeze, the previous value remains available and the variable is marked as not fresh. Freshness can be tested in the application source code via service calls²⁴ and in the Behavior_Specification via functions.²⁵

Grammar

port_value ::= in_port_name (? | 'count | 'fresh | 'updated)²⁶

²⁴AS5506C §8.3.5 Runtime Support for Ports

²⁵BLESS Differs from BA: port names must have suffix: ? or '

²⁶BLESS Differs from BA: port identifiers must have ? or '

(2) The meaning of port values is defined in ??, In Event Data Ports.

Chapter Z.8

Туре

Z.8.1 Ideal Types

- (1) The AADL core language forces subprogram parameters to be some kind of data. The core grammar allows either data types, or data implementations.
- (2) The AADL Data Modeling Annex¹ defines data component classifiers that express the type and representation of values exchanged by active AADL components. This allows interoperability between languages, operating systems, hardware architectures etc. Definitions of BLESS types include Data Modeling Annex equivalents.
- (3) SAE International Document AS5506B defines property types in section §11.1.1. BLESS types are equivalent to AADL property types, removing "aadl" from its reserved word to get the BLESS equivalent. Often, values defined as AADL properties need to be used in behaviors and specifications. The equivalence between BLESS and AADL property types make type checking of AADL properties used in BLESS programs straightforward.

AADL Type	BLESS Type
aadlreal	real
aadlinteger	integer
aadlboolean	boolean
aadlstring	string

Table Z.8.1: AADL and BLESS Type Equivalences

BLESS also has ideal types for natural, non-negative integers, rational, a ratio of integers, time, real number restricted to a type of time, and complex, a pair of reals.

¹SAE International Document AS5506/2, January 2011

Z.8.2 Types are Sets

- (1) A type is a set of values. The universe of all values, V, contains all simple values like integers and strings, and all compound values like arrays, records, and variants. A type is a set of elements of V. Moreover when ordered by set inclusion, V forms a lattice of types. The top of this lattice is the set of all values or V itself. The bottom of the lattice is the empty set. The types used by any programming language is only a small subset of V. This chapter defines a type expression language, and mapping from type expressions to sets of values.
- (2) Since types are sets, subtypes are subsets. Moreover the semantic assertion " T_1 is a subtype of T_2 " corresponds to the mathematical condition $T_1 \subseteq T_2$ in V. Subtyping in the basis for type checking.

Z.8.3 BLESS Type Grammar

(1) BLESS uses simple grammar to express simple, constructed types. All persistent values for variables will be statically mapped to memory addresses. No heap is needed. Stack frames will have fixed known size. Recursion prohibition limits stack depth. Much of the safety of BLESS-controlled systems comes from lockingdown the type system.

Type expressions may be:

name reference to an AADL data component type having BLESS:: Typed property.

number natural, integer, rational, real, complex, with optionally a range, a unit, or both.

enumeration set of identifier labels

array set of elements indexed by natural number(s)

record set of labelled elements

variant one element from a set of elements determined by an identifier discriminator

boolean either true or false

string sequence of characters, §2.5

Grammar

type ::= data_component_name | number_type | enumeration_type
| array_type | record_type | variant_type | boolean | string²

(2) BLESS has no unit type. Therefore unit types in BLESS must be declared as AADL property types.

(3) An AADL package is provided, BLESS_Types that extend those in Base_Types package defined in the Data Model Annex document. In particular, BLESS_Types have a BLESS_Properties::Supported_Operators list of operator symbols for types that support arithmetic. Similarly, a BLESS_Properties::Supported_Relations list of relation symbols defines what relations can be applied to the type. More information about BLESS_Types and BLESS_Properties can be found in Chapter §3 BLESS Package and Properties.

Z.8.2. Types are Sets

²BLESS Differs from BA: BA has no types

Z.8.4 Data Components as Types

(1) A type may refer to a data component. Data components in other packages may be referenced by a sequence of³ package identifiers separated by double colon. Implementation names are formed by suffixing an identifier to the name of the data component implemented separated by a period.⁴

Grammar

```
data_component_name ::=
  { package_identifier :: }* data_component_identifier
  [ . implementation_identifier ]
```

Legality Rule

(L1) A type name must refer to a visible data component.

Semantics

(S1) The meaning of a type name is the BLESS:: Typed property of the data component to which it refers.

Example

```
data ResponseFactor --to motion
    properties
    BLESS::Typed=>"integer 1..16";
end ResponseFactor;
```

Z.8.5 Enumeration Type

(1) An enumeration type is a sequence of identifiers. Enumeration types are expressed as the reserved word enumeration followed by a sequence of identifiers enclosed in parentheses.

Grammar

```
enumeration_type ::= enumeration
   ( defining_enumeration_literal_identifier
      { , defining_enumeration_literal_identifier }* )
```

Property Type

(2) The AADL property type equivalent to enumeration (a b c) is enumeration (a b c).

Data Model

(3) The Data Model equivalent to enumeration (a b c) is

```
data EnumType
  Data_Model::Data_Representation => Enum;
  Data_Model::Enumerators => ("a", "b", "c");
end EnumType;
```

³Reconciliation: multiple identifier package names

⁴In AADL grammar, an italicized prefix of a component name is merely descriptive.

Chapter Z.8. Type

Z.8.4. Data Components as Types

and then using EnumType in its place, prefaced by its package name if declared in a different package.

(4) In general, where s is a sequence of identifiers separated by spaces, s' is that same sequence of identifiers enclosed in double quotes separated by commas, N is an data component identifier, and P is a package prefix so that P::N is a legal type name, **enumeration** $(s) \equiv P :: N$ such that in package P there is,

```
data N
  Data_Model::Data_Representation => Enum;
  Data_Model::Enumerators => (s');
end N;
```

Example

```
data Alarm_Type
properties
BLESS::Typed=>"enumeration (Pump_Overheated,Defective_Battery,Low_Battery,
    POST_Failure,RAM_Failure,ROM_failure,CPU_Failure,Thread_Monitor_Failure,
    Air_In_Line,Upstream_Occlusion,Downstream_Occlusion,Empty_Reservoir,
    Basal_Overinfusion,Bolus_Overinfusion,Square_Bolus_Overinfusion,No_Alarm)";
    Data_Model::Data_Representation => Enum;
    Data_Model::Enumerators => ("Pump_Overheated","Defective_Battery","Low_Battery",
        "POST_Failure","RAM_Failure","ROM_failure","CPU_Failure","Thread_Monitor_Failure",
        "Air_In_Line","Upstream_Occlusion","Downstream_Occlusion","Empty_Reservoir",
        "Basal_Overinfusion","Bolus_Overinfusion","Square_Bolus_Overinfusion","No_Alarm");
end Alarm_Type;
```

Z.8.6 Number Type

(1) A number type is the name of a data component that behaves like an indivisible number, possibly restricted to a subrange, and may have units. The time type is equivalent to real, but restricted to time units.

Grammar

```
number_type ::=
  ( natural | integer | rational | real | complex | time )
  [ constant_number_range ] [ units aadl_unit_literal_identifier ]
constant_number_range ::=
  [ [-] numeric_constant .. [-] numeric_constant ]
numeric_constant ::= numeric_literal | numeric_property
```

(2) Number types may be restricted to a range.

Legality Rules

- (L1) A number type name (its component classifier reference) must have a corresponding data component.
- (L2) The upper and lower bounds of a range must have the same type as that named.

Chapter Z.8. Type

(L3) A time type may only have units defined by AADL_Project::Time_Units: ps, ns, us, sec, min, hr.

Naming Rule

(N1) A unit identifier must correspond to an AADL property unit type.

Semantics

(S1) Number types are sets (§1.1):

natural $\equiv \mathbb{N}_0$ denotes the set of all natural numbers, including 0;

integer $\equiv \mathbb{Z}$ denotes the set of all integers;

rational $\equiv \mathbb{Q}$ denotes the set of rational numbers;

real $\equiv \mathbb{R}$ denotes the set of real numbers;

complex $\equiv \mathbb{C}$ denotes the set of complex numbers;

time $\equiv \mathbb{R}$ equivalent to real, having time units.

AADL Property

- (3) AADL property types for integers and real numbers have the same grammar as BLESS, except that addlinteger replaces integer, addlreal replaces real, and constant number ranges may have superfluous unary plus.
- (4) AADL property types define a range_type which does not define the end points of the range. There is no equivalent to this in BLESS; number types restricted to range must define range bounds.

Data Model

BLESS types are pure types, with unbounded magnitude. These are the closest (finite) Data Model representations.

natural Base_Types::Natural

integer Base_Types::Integer

rational Base_Types::Float

real Base_Types::Float

time Timing_Properties::Time (predeclared AADL property type)

complex

```
data Complex
properties
Data_Model::Data_Representation => Struct;
Data_Model::Base_Type => (classifier(Base_Types::Float), classifier(Base_Types::Float));
Data_Model::Element_Names => ("re", "im"); --real and imaginary parts
end Complex;
```

Chapter Z.8. Type

Z.8.6. Number Type

Z.8.7 Array Type

(1) An array type is a collection indexed by natural numbers. The natural numbers in an array type expression denote the size of the array in successive dimensions. The sizes may be expressed as natural literals, or identifiers of natural number values.⁵

Grammar

```
array_type ::= array [ array_range_list ] of type
array_range_list ::= natural_range { , natural_range }*
natural_range ::= natural_number [ .. natural_number ]
natural_number ::=
natural_integer_literal | natural_constant_identifier | natural_property
```

Legality Rule

(L1) For all ranges of natural numbers a and b, used to define ranges a..b, a must be at most b, $a \le b$.

Data Model

(2) The Data Model for arrays uses the property Data_Model::Slice to define ranges for each array dimension rather than the property Data_Model::Dimension which only defines the array size. An single integer literal array dimension is interpreted as a range from zero. The Data Model equivalent to array [5, 0..15, May..October] of MyPackage::MyElementType is

```
data My_Three_Dimensional_Array
properties
Data_Model::Data_Representation => Array;
Data_Model::Base_Type => (classifier (MyPackage::MyElementType));
Data_Model::Slice => (0..4, --5 becomes 0..4
0..15, --same range of natural literals
May..October); --May and October must identify natural values
end My_Three_Dimensional_Array
```

(3) In general, where n is a sequence of positive integer literals, integer ranges (i.e. 1..10), n' is that same sequence separated by commas having single integer literals replaced by integer ranges starting at zero, and E and T are data component identifiers, and P and R are package prefixes so that P::T and R::E are legal type names, array [n] of R::E = P::T such that in package P there is,

```
data T
  Data_Model::Data_Representation => Array;
  Data_Model::Base_Type => (classifier (R::E));
  Data_Model::Slice => (n');
end T;
```

(4) The Data Model also allows Data_Model::Dimension to be used which may only be a list of integer literals. The equivalent array type uses the same list without commas

⁵Enumeration types for array indices were removed in v0.13 June 2010. Negative array indices are thus disallowed.

Example

```
data Fault_Log --holds records of faults
properties
BLESS::Typed => "array [PCA_Properties::Fault_Log_Size] of PCA_Types::Fault_Record";
Data_Model::Data_Representation => Array;
Data_Model::Base_Type => (classifier(Fault_Record));
Data_Model::Dimension => (PCA_Properties::Fault_Log_Size);
end Fault_Log;
```

Z.8.8 Record Type

(1) A record type is a collection of types indexed by identifier labels.

```
Grammar
record_type ::= record ( { record_field }+ )
record_field ::= defining_field_identifier : type ;
Data Model
```

The Data Model equivalent to record (11:T1; 12:T2;) is

```
data My_Record
    properties
    Data_Model::Data_Representation => Struct;
    Data_Model::Base_Type => (classifier (T1), classifier (T2));
    Data_Model::Element_Names => ("l1", "l2");
end My_Record;
```

(2) In general, where *S* is a sequence of pairs of labels and type names, where each label is separated from its type name by a colon and followed by a semicolon,⁶ *B* is a sequence of the second elements of those pairs (type names) of *S* enclosed in parentheses prefaced by **classifier** separated by commas,⁷ and *L* is a sequence of the first elements of those pairs (labels) of *S* enclosed in double-quotes and separated by commas,⁸ and *P* is package prefix so that P::T is a legal type name, **record** (*S*) $\equiv P::T$ such that in package *P* there is,

```
data T
  Data_Model::Data_Representation => Struct;
  Data_Model::Base_Type => (B);
  Data_Model::Element_Names => (L);
end T;
```

(3) The Data Model Annex shows an alternate way to represent records (structs) using subcomponents of data component implementations to represent record elements. These are not supported by BLESS. Use the Data Model properties instead.

```
<sup>6</sup>i.e. 11:T1; 12:T2; 13:T3
<sup>7</sup>i.e. classifier (T1), classifier (T2), classifier(T3)
<sup>8</sup>i.e. "11", "12", "13"
```

Chapter Z.8. Type

Z.8.8. Record Type

Example

Z.8.9 Variant Type

A variant type holds a value of varying type specified by the value of a discriminant. A discriminant holds the value of one of the labels of the record fields, which then determines the type of the variant.

```
Grammar
variant_type ::= variant [ discriminant_identifier ] ( { record_field }+ )
Legality Rules
```

- (L1) A value of variant type may only have its discriminant set at creation; discriminants may never be the subject of assignment.
- (L2) A value of variant type has the type indicated by its discriminant; accessing that value as any other type is an error.

Data Model

The Data Model equivalent to variant [d] (c1:T1; c2:T2;) is

```
data My_Variant
    properties
    Data_Model::Data_Representation => Union;
    Data_Model::Base_Type => (classifier (T1), classifier (T2) );
    Data_Model::Element_Names => ("c1", "c2" );
end My_Variant
```

(1) In general, where S is a sequence of pairs of labels and type names, where each label is separated from its type name by a colon and followed by a semicolon, B is a sequence of the second elements of those pairs (type names) of S enclosed in parentheses prefaced by classifier separated by commas, and L is a sequence of the first elements of those pairs (labels) of S enclosed in double-quotes and separated by commas, d is a discriminant identifier, and P is package prefix so that P::T is a legal type name, variant [d](S) = P::T such that in package P there is,

```
data T
  Data_Model::Data_Representation => Union;
  Data_Model::Base_Type => (B);
  Data_Model::Element_Names => (L);
end T;
```

Chapter Z.8. Type

Z.8.9. Variant Type

(2) The Data Model Annex shows an alternate way to represent variants (unions) using subcomponents of data component implementations to represent record elements. These are not supported by BLESS. Use the Data Model properties instead.

Example

```
data Event_Record --record of event for log
properties
BLESS::Typed => "variant (start_patient_bolus:Start_Patient_Bolus_Event;
    stop_patient_bolus:Stop_Patient_Bolus_Event;)";
Data_Model::Data_Representation => Union;
Data_Model::Base_Type => (classifier (Start_Patient_Bolus_Event),
    classifier (Stop_Patient_Bolus_Event));
Data_Model::Element_Names => ("start_patient_bolus", "stop_patient_bolus");
end Event_Record;
```

Z.8.10 Type Inclusion Rules

A type is included in another type $t \subseteq s$ when every value of one type is also a value of the other. $t \subseteq s \equiv \forall v \in t | v \in s$

In the following type rules,

- type expressions are denoted by *s*, *t*, and *u*,
- $s \rightarrow t$ is a function with domain s and range $t;^9$
- type names by *a* and *b*, and element labels by *L*;
- V is the set of all values;
- *d* is a discriminant label;
- *C* is a set of inclusion constraints for types;
- $C.a \subseteq b$ is the set C extended with the constraint that type a is included in b;
- $C \models t \subseteq s$ is an assertion that from *C* we can infer $t \subseteq s$.

[TOP]: $C \models t \subseteq V$ (every type is included in the set of all values)

[VAR]: $C.a \subseteq t \models a \subseteq t$ (what it means to extend a type constraint)

[BAS]: $C \models a \subseteq a$ (every type includes itself)

⁹see §Z.7.8 Function Invocation for the form of AADL subprograms to be used as a function by BLESS. For functions with k parameters, s is a tuple of types (s_1, \ldots, s_k) .

Chapter Z.8. Type

[TRANS]: $C \models \underline{s \subseteq t \land C \models t \subseteq u}_{C \models s \subseteq u} \quad (type inclusion is transitive)$

[FUN]: $\frac{C \models s \subseteq s_1 \land C \models t \subseteq t_1}{C \models (s \to t) \subseteq (s_1 \to t_1)}$ (a function type includes another when its domain includes the other's domain and its range includes the other's range)

[CAR]: $\frac{C \models s \subseteq t \land n \le m}{C \models \operatorname{array}[n] \text{ of } s \subseteq \operatorname{array}[m] \text{ of } t}$

(an array type includes another when its element type includes the other's element type, and the other has at most as many elements)

[CARM]:
$$\frac{C \models s \subseteq t}{C \models \operatorname{array}[n_1, n_2, \dots, n_k] \text{ of } s \subseteq \operatorname{array}[n_1, n_2, \dots, n_k] \text{ of } t}$$

(a multi-dimensional array includes another when its element type includes the other's element type, and has exactly the same dimensions)

[SLICE]:
$$\frac{C \models s \subseteq t \land d \leq a \land b \leq e}{C \models \operatorname{array} [a.b] \text{ of } s \subseteq \operatorname{array} [d.e] \text{ of } t}$$

(an array slice includes another when its element type includes the other's element type, and its range includes the other's range)

$$[SLICEM]: \frac{C \models s \subseteq t \land \forall i \in \{1, ..., k\} | d_i \le a_i \land b_i \le e_i}{C \models \operatorname{array} [a_1..b_1, \dots, a_k..b_k] \text{ of } s \subseteq \operatorname{array} [d_1..e_1, \dots, d_k..e_k] \text{ of } t}$$

(a multi-dimensional slice includes another when its element type includes the other's element type, and for each dimension its range includes the other's range)

[RECD]:
$$\frac{C \models s_1 \subseteq t_1 \land \dots \land C \models s_n \subseteq t_n}{C \models \text{ record } (L_1 : s_1; \dots L_n : s_n; \dots L_m : s_m;) \subseteq \text{ record } (L_1 : t_1; \dots L_n : t_n;)}$$

(a record type includes another when the other has elements the same labels, and perhaps additional others, and for each label the corresponding element type includes the other's element type for that label)

Chapter Z.8. Type

Z.8.10. Type Inclusion Rules

SAE INTERNATIONAL

[VART]: $\frac{C \models s_1 \subseteq t_1 \land \dots \land C \models s_n \subseteq t_n}{C \models \text{ variant } (L_1 : s_1; \ \dots \ L_n : s_n;) \subseteq \text{ variant } (L_1 : t_1; \ \dots \ L_n : t_n;)}$

(a variant type includes another when the other has elements the same labels, and for each label the corresponding element type includes the other's element type for that label)

Z.8.11 Type Rules for Expressions

- (1) Type rules for expressions determine types of expressions, especially complex names.
- (2) Relation symbols, = !=, are treated as functions of pairs of the same element type to **boolean**, $(s, s) \rightarrow$ **boolean**, and are defined for every type *s*.

Relation symbols, < <= >= >, are treated as functions of pairs of the same element type to **boolean**, $(s, s) \rightarrow$ **boolean**, and are pre-defined for types **natural integer rational real complex**.

(3) Numeric operator symbols, + *, are treated as functions of sequences of the same element type to that element type, (s,...,s) → s, and are pre-defined for types natural integer rational real complex.

Numeric operator symbols, $- / \mod rem **$, are treated as functions of pairs of the same element type to that element type, $(s, s) \rightarrow s$, and are pre-defined for types **natural integer rational real complex**.

Unary – is arithmetic negation, $s \rightarrow s$, and is pre-defined for types integer rational real complex

(4) Logical operator symbols, and or xor, are treated as functions of sequences of boolean to boolean , (boolean,..., boolean) → boolean.

Logical operator symbols, cand cor, are treated as functions of pairs of boolean to boolean, (boolean, boolean) \rightarrow boolean.

Unary **not** is complement, **boolean** \rightarrow **boolean**.

- (5) In the following type rules,
 - A is a set of type assumptions for variables;
 - *C* is a set of inclusion constraints for types;
 - V is the set of all values;
 - e is an expression;
 - s, t are types;
 - $s \rightarrow t$ is a function with domain s and range t;¹⁰

Chapter Z.8. Type

Z.8.11. Type Rules for Expressions

¹⁰For functions with *k* parameters, *s* is a tuple of types (s_1, \ldots, s_k) .

x is a variable;

L is a field label;

- d is a discriminant label;
- A.x: t is the set A extended with the assumption that variable x has type t;
- $C, A \models e : t$ means that from the set of constraints C and the set of type assumptions A, we can infer that expression e has type t;
- $f: s \to t$ means f is a function with domain type s and range type t^{11} subprogram f features x:in parameter s; y:out parameter t; end f;

[ETOP]: $C, A \models e$: V (the type of every expression is included in the set of all values)

[EVAR]: $C, A.e : t \models e : t$ (define extending a type assumption)

[ETRANS]: $\begin{array}{c} C, A \models e : t \land C \models t \subseteq u \\ \hline C, A \models e : u \end{array} \quad (type inclusion is transitive for expressions too) \end{array}$

 $C,A \models f: s \to t \land C,A \models x:s$ $C,A \models f(x):t$ (a function of type $s \to t$, applied to a parameter with type s, has type t) [APPL]:

 $C \models x : \arg[n] \text{ of } s \land 0 \le m < n$ $C \models x[m] : s$ [ECAR]: (indexing a variable of array type has the array's element type)

 $C \models x : \operatorname{array} [n_1, n_2, \dots, n_k]$ of s $0 \leq m_1 < n_1 \land \dots \land 0 \leq m_k < n_k$ $C \models x[m_1, m_2, \dots, m_k] : s$ [ECARM]: (indexing a variable of multi-dimensional array type has the array's element type)

 $C,A \models x: \texttt{record}(L_1:t_1; \dots L_n : t_n;)$ $\hline C,A \models x.L_i:t_i \quad i \in 1..n$ [SEL]: (selecting a label of a variable having record type, has the type of the labeled element)

EL]: $\frac{C, A \models x : \texttt{variant} [d](L_1 : t_1; \dots L_n : t_n;)}{C, A \models x.L_i : t_i \text{ iff } x.d = L_i \quad i \in 1..n} (selecting a label of a variable having variant type, has the type of the labeled element, only when the label is same as the discriminant)}$ [VSEL]:

¹¹see §Z.7.8 Function Invocation for the form of AADL subprograms to be used as a function by BLESS.

Chapter Z.8. Type

Chapter Z.9

Assertion

- (1) Assertion properties may be attached to AADL component features, behavior states, interlaced through actions, or express invariants, and have three forms: predicates, functions, and enumerations.
- (2) Assertion annex libraries hold labelled Assertions in AADL packages.
- (3) Assertion-predicates declare truth.
- (4) Assertion-functions declare value. Assertion-functions specify meaning for data ports or other things with value, or used with other Assertion-functions or Assertions.
- (5) Meaning for enumeration-typed ports and variables use Assertion-enumerations –a kind of Assertion-function with special grammar associating enumeration identifiers with predicates.

Z.9.1 Assertion Annex Library

(1) AADL packages may have annex libraries, not attached to any particular component.¹ An annex library is distinguished by the reserved word <u>annex</u>, followed by the identifier of the annex, and user-defined text between {** and **}, terminated with a semicolon.

(2) An assertion annex library contains at least one assertion.

Grammar

```
assertion_annex_library ::= annex Assertion {** { assertion }+ **} ;
Example
```

AADL source code for an assertion annex library used in the definition of behavior of a pulse oximeter:

¹AS5506B §4.8 Annex Subclauses and Annex Libraries

```
annex Assertion
{** --annex library holding BLESS Assertions
 <<SPO2_LOWER_LIMIT_ALARM: :SensorConnected and not MotionArtifact and
    (SpO2 < SpO2LowerLimit)>>
  <<HEART_RATE_LOWER_LIMIT_ALARM: :SensorConnected and not MotionArtifact and
    (HeartRate < HeartRateLowerLimit)>>
  <<HEART_RATE_UPPER_LIMIT_ALARM: :SensorConnected and not MotionArtifact and</pre>
    (HeartRate > HeartRateUpperLimit) >>
  <<SPO2_AVERAGE: :=
      -the sum of good SpO2 measurements
      (sum i:integer in -SpO2MovingAvgWindowSamples..-1 of
         (SensorConnected<sup>(i)</sup> and not MotionArtifact<sup>(i)</sup>?Sp02<sup>(i)</sup>:0))
          --divided by the number of good SpO2 measure
      (numberof i:integer in -Sp02MovingAvgWindowSamples..-1
        that (SensorConnected^(i) and not MotionArtifact^(i)))>>
  <<SUPPL_02_ALARM: :SupplOxyAlarmEnabled^0 and
    (SPO2_AVERAGE())^0 < (SpO2LowerLimit^0+SpO2LevelAdj^0)>>
  <<RAPID_DECLINE_ALARM: :AdultRapidDeclineAlarmEnabled and
      (exists j:integer in 1 .. NUM_WINDOW_SAMPLES()
       that (Sp02 <= (Sp02^(-j) - MaxSp02Decline)))>>
  <<MOTION_ARTIFACT_ALARM: :all j:integer
        in 0 ...PulseOx_Properties::Motion_Artifact_Sample_Limit
        are (MotionArtifact^(-j) or not SensorConnected^(-j))>>
  <<SPO2_TREND: : all s:integer in 1 ...num_samples
         are Sp02Trend[s] = (MotionArtifact^ (-s) or
           not SensorConnected^ (-s) ??0:Sp02^ (-s) )>>
  <<HR_TREND: : all s:integer in 1 ..num_samples are HeartRateTrend[s]=</pre>
    (MotionArtifact<sup>(-s)</sup> or not SensorConnected<sup>(-s)</sup>??0:HeartRate<sup>(-s)</sup>)>>
  <<AXIOM_CR: :(num_samples-2)<(num_samples-1)>>
**};
```

Z.9.2 Assertion

 In Behavior Language for Embedded Systems with Software (BLESS), an assertion is a temporal logic formula enclosed between << and >>.

Grammar

Z.9.2.1 Formal Assertion Parameter

(1) Assertions may have formal parameters.

Grammar

```
formal_assertion_parameter ::= parameter_identifier [ ~ type_name ]
formal_assertion_parameter_list ::=
   formal_assertion_parameter { , formal_assertion_parameter }*
```

Types for assertion parameters may be data component names, or the reserved word for one of the built-in BLESS types. Types and type checking is defined in .

```
Grammar
```

```
type_name ::=
  { package_identifier :: }* data_component_identifier
  [ . implementation_identifier ]
  | natural | integer | rational | real
  | complex | time | string
```

Z.9.2.2 Assertion-Predicate

(1) Most Assertions will be predicates and may have a label by which other Assertions can refer to it. An assertion-predicate may have formal parameters. If so an assertion-predicate's meaning is textual substitution of actual parameter for formal parameters throughout the body of the assertion.²

Grammar

```
assertion_predicate ::=
  [ label_identifier : [ formal_assertion_parameter_list ] : ] predicate
```

- (2) If an assertion has no parameters, occurrences of its invocation may be replaced by the text of its predicate. If an assertion has parameters, its label and actual parameters, may be replaced by its predicate with formal parameters replaced by actual parameters.
- (3) Any entity may have its BLESS::Assertion property associated with the label of an assertion in an assertion annex library.
- (4) Semantics for use of assertion-predicates, substitution of actual parameters for formal parameters, is defined in Z.9.3.5, Predicate Invocation.

Example

AADL source code for Assertions used in the definition of behavior of a cardiac pacemaker:

²If an Assumption has a label, but no parameters, leave a space between to colons so the lexical analyzer emits two colon tokens, not one double-colon token.

Chapter Z.9. Assertion

Z.9.2. Assertion

```
(as@t2 or ap@t2))) >>
<<ATR_DURATION:d dur_met: --wait to be sure a-tachy continues
ATR_DETECT(d) and --detection met at time d
(dur > (numberof t:BLESS_Types::Time in d..dur_met that (vs@t or sp@t)))
and (all t2:BLESS_Types::Time in d..dur_met are not ATR_END(t2)) >>
```

Z.9.2.3 Assertion-Function

(1) An *assertion-function* abstracts a value, usually numeric. Labeled assertion-functions may be used in assertion-expressions.

Grammar

```
assertion_function ::=
  [ label_identifier : [ formal_assertion_parameter_list ] ] :=
  ( assertion_expression | conditional_assertion_function )
```

(2) Semantics for use of assertion-functions, substitution of actual parameters for formal parameters, is defined in Z.9.4.6, Assertion Function Invocation.

Example

An assertion-function defining a moving average, neglecting bad measurements:

```
<<sPO2_AVERAGE: :=

--the sum of good SpO2 measurements

(sum i:integer in -SpO2MovingAvgWindowSamples..-1 of

(SensorConnected^(i) and not MotionArtifact^(i)??SpO2^(i):0))

/ --divided by the number of good SpO2 measurements

(numberof i:integer in -SpO2MovingAvgWindowSamples..-1

that (SensorConnected^(i) and not MotionArtifact^(i)))>>
```

An assertion-function that determines the maximum cardiac cycle interval during atrial tachycardia response fall back:

<<FallBack_MaxCCI:dur_met x:= (x-dur_met)*((lrl-url)/fb_time)>>

Z.9.2.4 Assertion-Enumeration

- (1) An assertion-enumeration associates an assertion with elements (identifiers) of enumeration types. Assertionenumerations are usually used as a data port property having enumeration type to define what is true about the system for different elements.
- (2) An assertion-enumeration has one parameter for the enumeration value sent or received by an event data port

Grammar

Chapter Z.9. Assertion

Z.9.2. Assertion

assertion enumeration ::=

```
asserion_enumeration_label_identifier : parameter_identifier +=>
enumeration_pair { , enumeration_pair }*
```

enumeration_pair ::= enumeration_literal_identifier -> predicate

(3) Semantics for use of assertion-enumerations, selection of enumeration pair matching given enumeration value, is defined in Z.9.4.7, Assertion Enumeration Invocation.

Example



Z.9.3 Predicate

(1) A predicate is a boolean valued function, when evaluated returns true or false. An assertion claims its predicate is true. The meaning of the logical operators within a predicate have customary meanings. Universal guantification is defined in Z.9.3.8, and existential guantification is defined in D Z.9.3.9.

Grammar predicate ::= universal_quantification | existential_quantification | subpredicate [{ and subpredicate }+ | { or subpredicate }+ | { xor subpredicate }+ | implies subpredicate | iff subpredicate | -> subpredicate] Semantics

(S1) Where i is an interval, and A,B are predicate atoms:

$$\begin{split} \mathfrak{M}_{\underline{i}}\llbracket A & \text{and } B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \land \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of and is conjunction}) \\ \mathfrak{M}_{\underline{i}}\llbracket A & \text{or } B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \lor \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of or is disjunction}) \\ \mathfrak{M}_{\underline{i}}\llbracket A & \text{xor } B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \lor \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of xor is exclusive-disjunction}) \\ \mathfrak{M}_{\underline{i}}\llbracket A & \text{implies } B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \twoheadrightarrow \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of implies is implication}) \\ \mathfrak{M}_{\underline{i}}\llbracket A & \text{implies } B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \leftrightarrow \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of implies is implication}) \\ \mathfrak{M}_{\underline{i}}\llbracket A & \text{iff } B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \leftrightarrow \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of implies is induction}) \\ \mathfrak{M}_{\underline{i}}\llbracket A & -> B \rrbracket \equiv \mathfrak{M}_{\underline{i}}\llbracket A \rrbracket \to \mathfrak{M}_{\underline{i}}\llbracket B \rrbracket & (\text{the meaning of } -> \text{ is implication}) \\ \end{split}$$

```
Example
```

```
<<(goodSamp[ub mod PulseOx_Properties::Max_Window_Samples] iff
(SensorConnected<sup>0</sup> and not MotionArtifact<sup>0</sup>)) and GS()>>
```

Z.9.3.1 Subpredicate

- (1) The meaning of true, false, and not within a predicate have customary meanings. Both parenthesized predicate and name may be followed by a time expression. Being able to express when a predicate will be true makes this a temporal logic able to express useful properties of embedded systems. Predicate invocation is defined in D Z.9.3.5.
- (2) The reserved word def defines a "logic variable" that represents an unknown, or changing value.

```
Grammar
```

```
subpredicate ::=
[ not ]
( true | false | stop
| predicate_relation
| timed_predicate
| event_expression
| def logic_variable_identifier )
```

Semantics

(S2) Where i is an interval, and A is the rest of a subpredicate:

```
 \mathfrak{M}_{\underline{i}}[[\operatorname{not} A]] \equiv \neg \mathfrak{M}_{\underline{i}}[[A]] (the meaning of \operatorname{not} is negation) \\ \mathfrak{M}[[\operatorname{def} D]] \equiv \exists D (the meaning of \operatorname{def} is definition) \\ \mathfrak{M}[[\operatorname{stop}]] \equiv \operatorname{stop}? \\ (the meaning of \operatorname{stop} is arrival of event at pre-declared stop port implicit for all AADL components)
```

Z.9.3.2 Timed Predicate

(1) In a *timed predicate*, the time when the predicate holds may be specified. The ' means the predicate will be true one clock cycle (or thread period) hence; the @ means the predicate is true when the subexpression, in seconds, is the current time; and the ^ means the predicate is true an integer number of clock ticks from

Chapter Z.9. Assertion

Z.9.3. Predicate

now. Grammatically, time expression (Z.9.3.3) and period-shift (D Z.9.3.4) are time-free (e.g. no ' @ or ^ within). Grammar and meaning of a name is defined in Z.7.3 Name.

Grammar

```
timed_predicate ::=
  ( name | parenthesized_predicate | predicate_invocation )
  [ ' | @ time_expression | ^ integer_expression ]
```

Legality Rules

- (L1) When using @, the subexpression must have a time type such as, Timing_Properties::Time.
- (L2) When using ^, the value must have integer type.

Semantics

(S3) Where P is a name or a parenthesized predicate, t is a time, d is the duration of a thread's period, and k is a period-shift:

$$\begin{split} \mathfrak{M}[\![\mathbb{P}@t]\!] &\equiv \mathfrak{M}_t[\![\mathbb{P}]\!] \ (the meaning of \ \mathbb{P}@t \ is the meaning of \ \mathbb{P} at time \ t) \\ \mathfrak{M}_t[\![\mathbb{P}^k]\!] &\equiv \mathfrak{M}_{t+dk}[\![\mathbb{P}]\!] \\ (the meaning of \ \mathbb{P}^k \ at time \ t, \ is the meaning of \ \mathbb{P} \ , \ k \ period \ durations \ hence, \ or \ earlier \ if \ k < 0) \\ \mathfrak{M}_t[\![\mathbb{P}^t]\!] &\equiv \mathfrak{M}_t[\![\mathbb{P}^1]\!] \equiv \mathfrak{M}_{t+d}[\![\mathbb{P}]\!] \ (the \ meaning \ of \ \mathbb{P}' \ at \ time \ t, \ is \ the \ meaning \ of \ \mathbb{P} \ a \ period \ duration \ hence) \end{split}$$

```
Example
```

Z.9.3.3 Time-Expression

(1) Both timed predicate (Z.9.3.2 Timed Predicate) and timed expression (Z.9.4.1 Timed Expression) require a *time-expression* when using @ to define when a predicate holds. A time-expression must have type time, and must not use @.

Grammar

```
time_subexpression ::= [ - ]
 ( time_assertion_value
 | ( time_expression )
 | assertion_function_invocation )
```

Legality Rule

(L3) Every time_expression must have time type.

Semantics

(S4) Where e and f are time values (real),

$$\begin{split} \mathfrak{M}_{\underline{i}}[\![e+f]] &\equiv \mathfrak{M}_{\underline{i}}[\![f]] + \mathfrak{M}_{\underline{i}}[\![f]] (the meaning of + is addition) \\ \mathfrak{M}_{\underline{i}}[\![e*f]] &\equiv \mathfrak{M}_{\underline{i}}[\![e]] \times \mathfrak{M}_{\underline{i}}[\![f]] (the meaning of * is multiplication) \\ \mathfrak{M}_{\underline{i}}[\![e-f]] &\equiv \mathfrak{M}_{\underline{i}}[\![e]] - \mathfrak{M}_{\underline{i}}[\![f]] (the meaning of - is subtraction) \\ \mathfrak{M}_{\underline{i}}[\![e/f]] &\equiv \mathfrak{M}_{\underline{i}}[\![e]] \div \mathfrak{M}_{\underline{i}}[\![f]] (the meaning of / is division) \\ \mathfrak{M}_{\underline{i}}[\![e]] &\equiv \mathfrak{M}_{\underline{i}}[\![e]] (the meaning of parentheses is its contents) \\ \mathfrak{M}_{\underline{i}}[\![-e]] &\equiv 0.0 - \mathfrak{M}_{\underline{i}}[\![e]] (the meaning of unary minus is complement) \end{split}$$

```
Example
```

```
<<PACE_ON_MaxCCI:x: --no intrinsic activity, pace at LRL
(vp or vs)@(x-max_cci)
    and --and not since
    not (exists t:BLESS_Types::Time
        in x-max_cci,,x
        --with a non-refractory ventricular sense or pace
        that (vs or vp)@t) >>
```

Z.9.3.4 Period-Shift

(1) Both timed predicate (Z.9.3.2) and timed expression (Z.9.4.1) require a *period-shift* when using ^ to shift its time frame by number of thread periods (a.k.a. clock cycles).

```
integer_expression ::=
  [ - ]
  ( integer_assertion_value
  | ( integer_expression - integer_expression )
  | ( integer_expression / integer_expression )
  | ( integer_expression { + integer_expression }+ )
  | ( integer_expression { * integer_expression }+ ) )
```

Legality Rule

(L4) Every period_shift must have integer type.

Semantics

(S5) Where e and f are integers,

$$\begin{split} \mathfrak{M}_{\underline{i}}[\![(e+f)]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![e]\!] + \mathfrak{M}_{\underline{i}}[\![f]\!] (the meaning of + is addition) \\ \mathfrak{M}_{\underline{i}}[\![(e+f)]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![e]\!] \times \mathfrak{M}_{\underline{i}}[\![f]\!] (the meaning of * is multiplication) \\ \mathfrak{M}_{\underline{i}}[\![(e-f)]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![e]\!] - \mathfrak{M}_{\underline{i}}[\![f]\!] (the meaning of - is subtraction) \\ \mathfrak{M}_{\underline{i}}[\![(e/f)]\!] &\equiv \mathfrak{M}_{\underline{i}}[\![e]\!] / \mathfrak{M}_{\underline{i}}[\![f]\!] (the meaning of / is division, neglecting remainder) \\ \mathfrak{M}_{\underline{i}}[\![-e]\!] &\equiv 0 - \mathfrak{M}_{\underline{i}}[\![e]\!] (the meaning of unary minus is complement) \end{split}$$

Example

Examples of period shift from a pulse oximeter smart alarm:

```
<<GOOD: :goodCount=(numberof k:integer in lb..ub-1
    that (SensorConnected^(k-ub) and not MotionArtifact^(k-ub))>>
<<CTR: :(all k:integer in lb..ub-1
    are spo2_hist[k mod PulseOx_Properties::Max_Window_Samples] = C(k-(ub-1)))
    and (totalSpO2=(sum k:integer in lb..ub-1 of C(k-(ub-1))))
    and (goodCount=(numberof k:integer in lb..ub-1
        that (SensorConnected^(k-(ub-1)) and not MotionArtifact^(k-(ub-1))))
    and (all k:integer in lb..ub-1
        are goodSamp[k mod PulseOx_Properties::Max_Window_Samples] iff
        (SensorConnected^(k-(ub-1)) and not MotionArtifact^(k-(ub-1)))>>;
```

Z.9.3.5 Predicate Invocation

(1) Predicate invocation allows labeled Assertions to be used by other Assertions.

(2) Predicates of the form <<B:f:P>> may be invoked as B(a), where B is the label, f are formal parameters, P is a predicate, and a are actual parameters. Predicate invocations with single parameter may omit the formal parameter identifier.

```
Grammar
```

```
predicate_invocation ::=
    assertion_identifier ( [ assertion_expression |
        actual_assertion_parameter_list ] )
actual_assertion_parameter
    { , actual_assertion_parameter
        { , actual_assertion_parameter ::=
        formal_parameter_identifier :
        actual_parameter_assertion_expression
```

Semantics

(S6) Where *B* is an assertion label, $f_1 f_2 \dots f_n$ are formal parameters, and *P* is a predicate that uses $f_1 f_2 \dots f_n$, and

 $\ll B$: $f_1 f_2 \dots f_n$: $P \gg$ (there is assertion B with predicate P & formal parameters f)

then the meaning of predicate invocation is

$\mathfrak{M}_{i}[\![B(f1:a1, f2:a2, \dots fn:an)]\!] \equiv \mathfrak{M}_{i}[\![B|_{a_{1}}^{f_{1}}|_{a_{2}}^{f_{2}} \cdots |_{a_{n}}^{f_{n}}]\!]$

(the meaning of a predicate invocation is the meaning of the predicate of the assertion with the same label having actual parameters substituted for formal parameters)

Naming Rule

(N1) The identifier of a predicate invocation must be the label of a visible or imported assertion.

Example

Examples of predicate invocation from a cardiac pacemaker:

<<VP(now) and URL(now)>>

<<ATR_DURATION(d:detect_time, dur_met:now)>>

Z.9.3.6 Predicate Relations

(1) Predicate relations have conventional meanings. The in operators tests membership of a range.

```
predicate_relation ::=
    assertion_subexpression relation_symbol
    assertion_subexpression
    assertion_subexpression in assertion_range
    shared_integer_name += assertion_subexpression
relation_symbol ::= = | < | > | <= | >= | != | <>
```

(2) The *range* is defined with ordinary subexpressions (Z.7.5). Ranges may be open or closed on either or both ends.

```
assertion_range ::=
   assertion_subexpression range_symbol assertion_subexpression
```

range_symbol ::= .. | ,. | ., | ,,

Semantics

(S7) Where c, d, l, and u are predicate expressions,

$$\begin{split} \mathfrak{M}_{\underline{i}}[[c=d]] &\equiv \mathfrak{M}_{\underline{i}}[[c]] = \mathfrak{M}_{\underline{i}}[[d]] \text{ (the meaning of = is equality)} \\ \mathfrak{M}_{\underline{i}}[[c<>d]] &\equiv \mathfrak{M}_{\underline{i}}[[c]] < \mathfrak{M}_{\underline{i}}[[d]] \text{ (the meaning of <> and != is inequality)}^3 \\ \mathfrak{M}_{\underline{i}}[[c<d]] &\equiv \mathfrak{M}_{\underline{i}}[[c]] < \mathfrak{M}_{\underline{i}}[[d]] \text{ (the meaning of < is less than)} \\ \mathfrak{M}_{\underline{i}}[[c>d]] &\equiv \mathfrak{M}_{\underline{i}}[[c]] < \mathfrak{M}_{\underline{i}}[[d]] \text{ (the meaning of > is greater than)} \\ \mathfrak{M}_{\underline{i}}[[c] < d]] &\equiv \mathfrak{M}_{\underline{i}}[[c]] < \mathfrak{M}_{\underline{i}}[[d]] \text{ (the meaning of <= is at most)} \\ \mathfrak{M}_{\underline{i}}[[c] = d] &\equiv \mathfrak{M}_{\underline{i}}[[c]] \geq \mathfrak{M}_{\underline{i}}[d]] \text{ (the meaning of >= is at least)} \\ \mathfrak{M}_{\underline{i}}[[c] = n \ \|_{\underline{i}} \|_{\underline{i}} \|_{\underline{i}} \geq \mathfrak{M}_{\underline{i}}[[d]] \wedge \mathfrak{M}_{\underline{i}}[[c]] \leq \mathfrak{M}_{\underline{i}}[[u]] \text{ (the meaning of ... is closed interval)} \\ \mathfrak{M}_{\underline{i}}[[c \ in \ \|_{\underline{i}}, u]] &\equiv \mathfrak{M}_{\underline{i}}[[c]] > \mathfrak{M}_{\underline{i}}[[d]] \wedge \mathfrak{M}_{\underline{i}}[c] \leq \mathfrak{M}_{\underline{i}}[[u]] \text{ (the meaning of ... is open-left interval)} \\ \mathfrak{M}_{\underline{i}}[[c \ in \ \|_{\underline{i}}, u]] &\equiv \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[[d]] \wedge \mathfrak{M}_{\underline{i}}[c] \leq \mathfrak{M}_{\underline{i}}[u]] \text{ (the meaning of ... is open-left interval)} \\ \mathfrak{M}_{\underline{i}}[[c \ in \ \|_{\underline{i}}, u]] &\equiv \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[[d]] \wedge \mathfrak{M}_{\underline{i}}[c] \leq \mathfrak{M}_{\underline{i}}[u] \text{ (the meaning of ... is open-left interval)} \\ \mathfrak{M}_{\underline{i}}[c \ in \ \|_{\underline{i}}, u]] &\equiv \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[[d]] \wedge \mathfrak{M}_{\underline{i}}[c] \leq \mathfrak{M}_{\underline{i}}[u] \text{ (the meaning of ... is open-left interval)} \\ \mathfrak{M}_{\underline{i}}[c \ in \ \|_{\underline{i}}, u]] &\equiv \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[d] \wedge \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[d] \text{ (the meaning of ... is open-right interval)} \\ \mathfrak{M}_{\underline{i}}[c \ in \ \|_{\underline{i}}, u]] &\equiv \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[d] \wedge \mathfrak{M}_{\underline{i}}[c] \geq \mathfrak{M}_{\underline{i}}[d] \text{ (the meaning of ... is open-right interval)} \end{aligned}$$

³**Reconciliation:** inequality

Chapter Z.9. Assertion

Z.9.3. Predicate

(S8) Where v is an identifier of a shared integer variable, and e is an integer-valued expression,

 $\mathfrak{M}_{i}[v += e] \equiv \mathfrak{M}_{end(i)}[v] = \mathfrak{M}_{start(i)}[v] + \mathfrak{M}_{start(i)}[e]$ (the meaning of += is add to total⁴)

Z.9.3.7 Parenthesized Predicate

(1) Parentheses disambiguate precedence.

```
parenthesized_predicate ::= ( predicate )
```

Semantics

(S9) Where P is a predicate,

 $\mathfrak{M}_{i}[[(P)]] \equiv \mathfrak{M}_{i}[[P]]$ (the meaning of parenthesis is its contents)

Z.9.3.8 Universal Quantification

(1) Universal quantification claims its predicate is true for all the members of a particular set. Logic variables must have types. Bounding the domain of quantification to a range, or when some predicate is true, defines the set of values that variables may take.⁵ Quantified variables of type time are particularly useful for declaratively expression cyber-physical systems (CPS). A particular combination of events either did or did not occur in a particular interval of time, or what is true about system state during a particular interval of time.

```
universal_quantification ::=
   all logic_variables logic_variable_domain
   are predicate
logic_variables ::=
   logic_variable_identifier { , logic_variable_identifier }*
   : type
logic_variable_domain ::= in
   ( assertion_expression range_symbol assertion_expression
   | predicate )
```

Semantics

(S10) Where v is a logic variable, T is an assertion-type, R is a range, and P(v) is a predicate that uses v,

 $\mathfrak{M}_{\underline{i}}[[\texttt{all } v: \mathtt{T} \texttt{ in } \mathtt{R} \texttt{ are } \mathtt{P}(v)]] \equiv \forall v \in \mathfrak{M}_{\underline{i}}[[R]] \subseteq \mathfrak{M}_{\underline{i}}[[T]] \mid \mathfrak{M}_{\underline{i}}[[P(v)]]$ (for all v in R, a subset of T, P(v) is true)

⁴The definition of a single += is straight forward: at the end of the interval, the target will be the target value at the beginning of the interval, plus an expression also valued at the beginning of the interval. Defining concurrent += to the same target, in the same interval, is just like solitary +=, using the sum of all concurrent expressions. Concurrent += predicate defines concurrent fetch-add action. Fetch-add is used to access shared data structures without locks, allowing unlimited speed-up. See U.S Pat. No. 5,867,649 DANCE-Multitude Concurrent Computation

⁵Bounding quantification is highly recommended.

Example

```
<<MOTION_ARTIFACT_ALARM: :all j:integer
in 0..PulseOx_Properties::Motion_Artifact_Sample_Limit
are (MotionArtifact^(-j) or not SensorConnected^(-j))>>
```

Z.9.3.9 Existential Quantification

(1) Existential quantification claims its predicate is true for at least one member of a particular set.

Grammar

```
existential_quantification ::=
    exists logic_variables logic_variable_domain
    that predicate
```

Semantics

(S11) Where v is a logic variable, T is as assertion-type, R is a range, and P(v) is a predicate that uses v,

 $\mathfrak{M}_{\mathbf{i}}[[\texttt{exists } v:T \texttt{ in } R \texttt{ that } P(v)]] \equiv \exists v \in \mathfrak{M}_{\mathbf{i}}[[R]] \subseteq \mathfrak{M}_{\mathbf{i}}[[T]] \mid \mathfrak{M}_{\mathbf{i}}[[P(v)]]$

(there exists v in R, a subset of T, such that P(v) is true)

Example

```
<<RAPID_DECLINE_ALARM: :AdultRapidDeclineAlarmEnabled and
  (exists j:integer in 1..NUM_WINDOW_SAMPLES()
      that (Sp02 <= (Sp02^(-j) - MaxSp02Decline)))>>
```

Z.9.3.10 Event

(1) An *event* occurs when either a port or variable has a (non-null) value, or the state machine is in a particular state (see 1.17 Clock).

Grammar

```
event ::= < port_variable_or_state_identifier >
event_expression ::= [not] event
| event_subexpression (and event_subexpression)+
| event_subexpression (or event_subexpression)+
| event - event
event_subexpression ::=
[ always | never ] ( event_expression ) | event
Semantics
```

```
(S12) Where p is a port identifier \langle p \rangle \equiv \hat{p} \equiv \mathfrak{M}_{now} [\![p \neq \bot]\!].
Where v is a variable identifier \langle v \rangle \equiv \hat{v} \equiv \mathfrak{M}_{now} [\![v \neq \bot]\!].
```

Where s is a state identifier $\langle s \rangle \equiv \hat{s} \equiv \mathfrak{M}_{now} \llbracket S tate(s) \rrbracket$ where S tate(s) means the state machine is currently in state s.

- (S13) Where $\langle x \rangle$ and $\langle y \rangle$ are events, $\langle x \rangle \langle y \rangle \equiv \hat{x} \hat{y}$.
- (S14) Where ee is an event expression, **never** (ee) $\equiv ee = \hat{0}$, and **always** (ee) $\equiv ee = 1_{SVP}$.
- (S15) Logical operators not, and, or are complement, conjunction, and disjunction, respectively. Parentheses group.

Z.9.4 Assertion-Expression

- (1) Other useful quantifiers add, multiply, or count the elements of sets. There is no operator precedence so parentheses must be used to avoid ambiguity. Numeric operators have their usual meanings.
- (2) Assertion-expressions differ from expression usually found in programming languages which are intended to be evaluated during execution. Rather, assertion expressions define values derived from over values, usually numeric. Such predicate expressions usually appear within predicates that contain relations between values. Predicate expressions may also used within assertion-functions (Z.9.2.3) to define Assertions that return values.
- (3) Numeric quantifiers sum, product, and number of have an optional logic variable domain, but include one whenever possible. Bounding quantification prevents oddities that can occur with infinite domains. In mathematics, sums of an infinite number of ever smaller terms are quite common. But for reasoning about program behavior, stick to bounded quantifications.

Grammar

```
assertion_expression ::=
    sum logic_variables [ logic_variable_domain ]
        of assertion_expression
        product logic_variables [ logic_variable_domain ]
        of assertion_expression
        I numberof logic_variables [ logic_variable_domain ]
        that subpredicate
        assertion_subexpression
        [ { + assertion_subexpression }+
        [ { * assertion_subexpression }+
```

Semantics

(S1) Where v is a logic variable, T is a type, R is a range, P(v) is a predicate that uses v, E(v) is a predicate expression that uses v, and e, f are predicate subexpressions,

$$\begin{split} &\mathfrak{M}_{\underline{i}}[[\texttt{sum } v:\texttt{T in } \mathbb{R} \texttt{ of } \mathbb{E}(v)]] \equiv \sum_{v \in R} \mathfrak{M}_{\underline{i}}[[E(v)]] \\ &(\texttt{sum the value } E(v) \textit{ for each } v \textit{ in the range } \mathbb{R}) \\ &\mathfrak{M}_{\underline{i}}[[\texttt{product } v:\texttt{T in } \mathbb{R} \texttt{ of } \mathbb{E}(v)]] \equiv \prod_{v \in R} \mathfrak{M}_{\underline{i}}[[E(v)]] \\ &(\textit{multiply the value } E(v) \textit{ for each } v \textit{ in the range } \mathbb{R}) \\ &\mathfrak{M}_{\underline{i}}[[\texttt{numberof } v:\texttt{T in } \mathbb{R} \texttt{ that } \mathbb{P}(v)]] \equiv ||\{v \in \mathfrak{M}_{\underline{i}}[[R]] \mid \mathfrak{M}_{\underline{i}}[P(v)]]\}|| \\ &(\textit{cardinality of the set of } v \textit{ in } \mathbb{R} \textit{ for which } P(v) \textit{ is true}) \\ &\mathfrak{M}_{\underline{i}}[[e+f]] \equiv \mathfrak{M}_{\underline{i}}[[e]] + \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of } + \textit{ is addition}) \\ &\mathfrak{M}_{\underline{i}}[[e+f]] \equiv \mathfrak{M}_{\underline{i}}[[e]] - \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of } \cdot \textit{ is subtraction}) \\ &\mathfrak{M}_{\underline{i}}[[e+f]] \equiv \mathfrak{M}_{\underline{i}}[e]] = \mathfrak{M}_{\underline{i}}[[f]] (\textit{the meaning of } \cdot \textit{ is division}) \\ &\mathfrak{M}_{\underline{i}}[[e] \times \texttt{f}]] \equiv \mathfrak{M}_{\underline{i}}[[e]] \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of } * \textit{ is exponentiation}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{mod } \texttt{f}]] \equiv \mathfrak{M}_{\underline{i}}[e] \texttt{mod } \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of mod is modulus}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}]] = \mathfrak{M}_{\underline{i}}[e] \texttt{rem } \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of rem is remainder}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] = \mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of rem is remainder}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] = \mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of rem is remainder}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] = \mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f]] (\textit{the meaning of rem is remainder}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] = \mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f]] (\texttt{the meaning of rem is remainder}) \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] = \mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f] \\ \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] = \mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f] \\ \\ &\mathfrak{M}_{\underline{i}}[e \texttt{ rem } \texttt{f}] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[f] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[e] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[e] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{mom } \mathfrak{M}_{\underline{i}}[e] \\ \\ &\mathfrak{M}_{\underline{i}}[e] \texttt{$$

Legality Rule

(L1) The ranges for sum, product, and number of predicate expressions must be discrete and finite.

(4) Predicate subexpressions allow optional negation of a timed expression. Negation has the usual meaning.

```
Grammar
```

assertion_subexpression ::=
 [- | abs] timed_expression
 | assertion_type_conversion
assertion_type_conversion ::=
 (natural | integer | rational | real | complex | time)
 parenthesized_assertion_expression

Semantics

(S2) Where S is a predicate expression,

$$\begin{split} \mathfrak{M}_{i}[-s] &\equiv 0 - \mathfrak{M}_{i}[S] \text{ (the meaning of - is negation)} \\ \mathfrak{M}_{i}[abs s] &\equiv \mathfrak{M}_{i}[(if s)=0 \text{ then } s \text{ else } -s)] \text{ (the meaning of } abs \text{ is absolute value)}^{6} \end{split}$$

Example

```
<<pre><<SP02_AVERAGE: :=
    --the sum of good Sp02 measurements
    (sum i:integer in -Sp02MovingAvgWindowSamples..-1 of
        (SensorConnected^(i) and not MotionArtifact^(i)??Sp02^(i):0))
    / --divided by the number of good Sp02 measurements
    (numberof i:integer in -Sp02MovingAvgWindowSamples..-1
        that (SensorConnected^(i) and not MotionArtifact^(i)))>>
```

⁶**Reconciliation:** absolute value

Z.9.4.1 Timed Expression

(1) In a timed expression, the time when the expression is evaluated may be specified. The ' means the value of the expression one clock cycle (or thread period) hence; the @ means the value of the expression when the subexpression (to the right of the @), in seconds, is the current time; and the ^ means the value of the expression an integer number of clock ticks from now. Grammatically, time-expression and period-shift are time-free (no ' @ or ^ within).

```
Grammar
```

Legality Rules

(L2) When using @, the subexpression must have a time type such as, Timing_Properties::Time.

(L3) When using ^, the value must have integer type.

Semantics

(S3) Where *E* is a value, a parenthesized predicate expression, or a conditional predicate expression, *t* is a time, d is the duration of a thread's period, and k is an integer:

 $\mathfrak{M}[\![\texttt{Eet}]\!] \equiv \mathfrak{M}_t[\![\texttt{E}]\!] \text{ (the meaning of } \texttt{Eet} \text{ is the meaning of } \texttt{E} \text{ at time } t)$ $\mathfrak{M}_t[\![\texttt{E^k}]\!] \equiv \mathfrak{M}_{t+dk}[\![\texttt{E}]\!] \text{ (the meaning of } \texttt{E^k} \text{ at time } t, \text{ is the meaning of } \texttt{E}, k \text{ period durations hence, or earlier if } k < 0)$ $\mathfrak{M}_t[\![\texttt{E^k}]\!] \equiv \mathfrak{M}_t[\![\texttt{E^1}]\!] \equiv \mathfrak{M}_{t+d}[\![\texttt{E}]\!] \text{ (the meaning of } \texttt{E'} \text{ at time } t, \text{ is the meaning of } \texttt{E} \text{ a period duration hence)}$

Example

```
<<heart_rate[i]=(MotionArtifact^(1-i) or not SensorConnected^(1-i)
??0:HeartRate^(1-i))>>
```

Z.9.4.2 Parenthesized Assertion Expression

 Parentheses around assertion expressions determine operator precedence. Both conditional assertion expressions and record term have inherent parentheses.

Grammar

```
parenthesized_assertion_expression ::=
  ( assertion_expression )
  | conditional_assertion_expression
  | record_term
```

Chapter Z.9. Assertion

Z.9.4. Assertion-Expression

Z.9.4.3 Assertion-Value

(1) An assertion-value is atomic, so cannot be further subdivided into simpler expressions. The value of tops is the time of previous suspension of the thread which contains it; tops is used commonly in expressions of timeouts. The value of assertion function invocation is given in Z.9.3.5. Property values according to AS5506B §11 Properties. Port values according to AS5506B §8.3 Ports.

Grammar

```
assertion_value ::=
  now | tops | timeout
  | value_constant
  | variable_name
  | assertion_function_invocation
  | port_value
```

Z.9.4.4 Conditional Assertion Expression

(1) A conditional assertion expression determines the value of a predicate expression by evaluating a boolean expression or relation, then choosing between alternative expressions, having the first value if true or the second value if false.

Grammar

```
conditional_assertion_expression ::=
  ( predicate ?? assertion_expression : assertion_expression )
```

Semantics

(S4) Where t and f are expressions and B is a boolean-valued expression or relation:

 $\mathfrak{M}_{\underline{i}}[\![(\mathsf{B??t:f})]\!] \equiv \begin{array}{c} \mathfrak{M}_{\underline{i}}[\![\mathsf{B}]\!] \to \mathfrak{M}_{\underline{i}}[\![\mathsf{t}]\!] \\ \neg \mathfrak{M}_{\underline{i}}[\![\mathsf{B}]\!] \to \mathfrak{M}_{\underline{i}}[\![\mathsf{f}]\!] \end{array}$

(choose first value if true; second value if false)

Example

```
<<(all i:integer in 1 ..num_samples

are spo2[i]'=(if MotionArtifact^(1-i) or not SensorConnected^(1-i)

then 0 else Sp02^(1-i)))

and (num_samples'=PulseOx_Properties::Num_Trending_Samples)>>
```

Z.9.4.5 Conditional Assertion Function

 A conditional assertion function is much like a conditional assertion expression (Z.9.4.4), but allows an arbitrary number of choices, each of which is controlled by a predicate. A conditional assertion function is only permitted as a assertion-function value (Z.9.2.3).

(2) Conditional assertion-function was added to specify the flow rate of a patient-controlled analgesia (PCA) pump. Rather than a smooth function, the flow rate must be different depending on system state (see example). PUMP_RATE is the BLESS:: Assertion property of a port of the thread deciding infusion rate. Each of the parenthesized predicates embodies complex conditions that must be true for each of the possible infusion rates. When a value is output from the port, a proof obligation is generated to ensure that the corresponding property holds.

Grammar

```
conditional_assertion_function ::=
   ( condition_value_pair { , condition_value_pair }* )
condition_value_pair ::=
   parenthesized_predicate -> assertion_expression
```

Semantics

(S5) Where c1, c2, and c2 are predicates and E1, E2, and E3 are assertion-expressions:

 $\mathfrak{M}_{\mathbf{i}}[[C1]] \to \mathfrak{M}_{\mathbf{i}}[[E1]]$ $\mathfrak{M}_{i}[[C2]] \rightarrow \mathfrak{M}_{i}[[E2]]$ $\mathfrak{M}_{i}[(C1) \rightarrow E1, (C2) \rightarrow E2, (C3) \rightarrow E3] \equiv$ $\mathfrak{M}_{i}[[C3]] \rightarrow \mathfrak{M}_{i}[[E3]]$ $\neg \mathfrak{M}_{\mathbf{i}}\llbracket \texttt{c1} \rrbracket \land \neg \mathfrak{M}_{\mathbf{i}}\llbracket \texttt{c2} \rrbracket \land \neg \mathfrak{M}_{\mathbf{i}}\llbracket \texttt{c3} \rrbracket \to \bot$

(choose the value corresponding to the true condition, or null in no conditions are true)

Example

Conditional assertion-functions should be used sparingly. The pump-rate example below induced conditional assertion-function's creation to define infusion rate in different conditions.

```
<- PUMP_RATE: :=
  (HALT()) -> 0,
  (KVO_RATE()) -> PCA_Properties::KVO_Rate,
                                                     --KVO rate
  (PB_RATE()) -> PCA_Properties::Patient_Button_Rate, --maximum infusion
  (CCB_RATE()) -> Square_Bolus_Rate,
                                                      --square bolus rate
  (PRIME_RATE()) -> PCA_Properties::Prime_Rate,
                                                      --pump priming
  (BASAL_RATE()) -> Basal_Rate
                                                      --basal rate, from data port
>>
```

Z.9.4.6 Assertion-Function Invocation

Assertion-functions which are declared in the form <<C:f:=E>> and may be invoked like functions as a predicate value C(a), where

- C is the label,
- f are formal parameters,
- E is an assertion-expression, and
- a are actual parameters.
SAE INTERNATIONAL

Grammar

```
assertion function invocation ::=
  assertion_function_identifier
    ( [ assertion_expression |
      actual_assertion_parameter { , actual_assertion_parameter }* ] )
actual_assertion_parameter ::=
  formal_identifier : actual_assertion_expression
```

Semantics

(S6) Where C is an assertion-function label, $f_1 f_2 \dots f_n$ are formal parameters, and E is a predicate expression that uses $f_1 f_2 \dots f_n$, and

 $\ll C: f_1 f_2 \dots f_n := E \gg$ (there is assertion-function C with predicate expression E and formal parameters f)

(S7) The meaning of assertion-function invocation is

 $\mathfrak{M}_{\mathbf{i}}[[C(a1 \ a2 \ \dots \ an)]] \equiv \mathfrak{M}_{\mathbf{i}}[[E \mid a_1 \mid b_2^{f_2} \cdots \mid a_n^{f_n}]]$ (the meaning of an assertion function invocation is the meaning of the expression of the assertion-function with the same label having actual parameters substituted for formal parameters)

Example

```
<<SUPPL_02_ALARM: :SupplOxyAlarmEnabled<sup>0</sup> and
  (SPO2_AVERAGE())^0 < (SpO2LowerLimit^0+SpO2LevelAdj^0)>>
```

Z.9.4.7 Assertion-Enumeration Invocation

Assertion-enumerations which are declared in the form <<C:x+=>R>> and may be invoked like functions as a predicate value C (a), where

- C is the label of the assertion-enumeration,
- a is an enumeration-element identifier, and
- R is a set of enumeration pairs (label -> predicate).

```
assertion_enumeration_invocation ::=
  +=> assertion_enumeration_label_identifier
    ( actual_assertion_parameter )
```

Semantics

(S8) Where

- C is an assertion-enumeration label,
- L is a set of enumeration labels $\{l_1, l_2, \ldots, l_n\}$,
- *a* is the formal parameter, an enumeration label $a \in L$,

Chapter Z.9. Assertion

- *P* is a set of predicates $\{p_1, p_2, \ldots, p_n\}$, and
- *R* is a set of enumeration pairs, $\{l_1 \rightarrow p_1, l_2 \rightarrow p_2, \dots, l_n \rightarrow p_n\}$ defining the onto relation⁷ between enumeration labels and their meaning, $R(j) = q \equiv j \rightarrow q \in R$

and

<<C:x+=>R>> (there is assertion-enumeration C with enumeration pairs R and ignored parameter x)

(S9) The meaning of assertion-enumeration invocation is

$\mathfrak{M}_{\mathbf{i}}[[\mathbb{C}(\mathbf{a})]] \equiv \mathfrak{M}_{\mathbf{i}}[[R(a)]]$

(the meaning of an assertion-enumeration invocation is the predicate paired with given label a)

Example

(1) Enumeration types should be used sparingly. Assertion-enumerations were created to express the meaning of event-data with enumeration type. Ports having enumeration types may only have enumeration literals for out parameters. The following example expressed the meaning of 'On' and 'Off' in section A.5.1.3 of the isolette example in FAA's Requirement Engineering Management Handbook:

```
--A.5.1.3 Manage Heat Source Function
<<HEAT_CONTROL:x+=>
On -> REQMHS2() or --below desired range
    (REQMHS4() and (heat_control^-1=On)),
Off -> REQMHS1() or --initialization
    REQMHS3() or --above desired range
    REQMHS5() or --failed
    (REQMHS4() and (heat_control^-1=Off)) >>
```

Used to define the meaning of the value of port heat_control :

heat_control : out data port Iso_Variables::on_off
{BLESS::Assertion => "<<+=>HEAT_CONTROL(x)>>";};

When an enumeration value is sent out port in state-machine action:

```
mhsBelow: --REQ-MHS-2 temp below desired range
check_temp -[current_temperature? <= lower_desired_temperature?]-> run
{ <<REQMHS2() and not REQMHS1()>>
heat_control!(On) --temp below desired range
; <<heat_control=On>>
heat_previous_period' := On
        <<heat_previous_period' = heat_control>>
}; --end of mhsBelow
```

During transformation from proof outline to complete proof, port output of 'On' and its precondition

```
<<REQMHS2() and not REQMHS1()>>
heat_control!(On) --temp below desired range
```

becomes a verification condition, that what's claimed for 'On' holds

Chapter Z.9. Assertion

⁷Every label has exactly one predicate defining its meaning.

```
<<REQMHS2() and not REQMHS1()>>
->
<<REQMHS2() or (REQMHS4() and (heat_control^-1=On))>>
```

(2) If it's just two labels (off/on) use a simple predicate instead. Save the hassle of putting meaning to enumeration labels for when it's unavoidable:

```
--regulator mode Figure A-4. Regulate Temperature Mode Transition Diagram
<<REGULATOR_MODE:x+=>
Init -> INI(),
NORMAL -> REGULATOR_OK() and RUN(),
FAILED -> not REGULATOR_OK() and RUN() >>
```

$\operatorname{Lapter} Z.10^{-1}$

Subprogram

(1) Subprogram behavior is defined using the Action annex sublanguage. Only subprogram components have Action annexes.

Grammar

```
subprogram_annex_subclause ::=
annex Action {** subprogram_behavior **};
```

Z.10.1 Subprogram Behavior

(1) An Action annex consists of a behavior action block that may be preceded by Assertions visible in the scope of the subprogram, a precondition, and a postcondition. A precondition that must be true of the subprogram parameters is preceded by pre. A postcondition that will be true after execution of the subprogram is preceded by post.

```
Grammar
subprogram_behavior ::=
[ assert { assertion }+ ]
[ pre assertion ]
[ post assertion ]
[ invariant assertion ]
behavior_action_block <sup>1</sup>
```

(2) In most programming languages, a subprogram is comprised from imperative commands that assign values of expressions to variables or control the flow of execution with branches and loops. For BAv2 subprograms, the temporal



Figure Z.10.1: Subprogram Satisfying Lattice

¹BLESS Differs from BA: subprograms have no transitions

logic formula comprising the main body of the subprogram is satisfied by lattices of states (§1.9). Execution of a BAv2 subprogram constructs a satisfying state lattice. Typically many different lattices satisfy the same temporal logic formula, all of which will have identical bindings of values to variables in their start and end states.

- (3) Figure Z.10.1 depicts a lattice that satisfies a subprogram having precondition *P*, post condition *Q*, by constructing an interval <u>i</u>, satisfying *E*, its existential lattice quantification. Although depicted as a single arc from the interval's start node to its end node, satisfying lattices will have many intermediate nodes and arcs.
- (4) Subprograms may also assert invariants that must be true in every state. Figure Z.10.1 depicts an invariant, A that must hold in every state in <u>i</u>. Both E and A are logic formulas, of different logics. The difference is that e is an interval temporal logic satisfied by the combined structure of states (nodes) and transitions (arcs), while A is a first-order predicate applied to each of the states individually.
- (5) Within the behavior annex subclause the value of a data component is returned by naming the data subcomponent, the requires data access, or the provides data access feature. Multiple references to this name represent multiple reads that may return different values, if the data component is shared and a write has been performed concurrently between the two reads. Concurrent writes may be prevented by a value of the Concurrency_Control_Protocol property that ensures mutual exclusion over an execution sequence with multiple reads.²
- (6) A transition action can assign a return value to an outgoing parameter of the containing subprogram type by naming the parameter on the left-hand side of the assignment, i.e., par :=v. A transition action can assign a value to an incoming parameter of a subprogram call by specifying the value v in place of the formal parameter.³

Legality Rule

(L1) Assertions of subprograms must not have temporal operators e, ^, or r.4

Semantics

(S1) Where A, P, and Q are predicates, and E is existential lattice quantification:

$\mathfrak{M}_{\underline{i}}[[\texttt{assert} \ll A \gg \texttt{pre} \ll P \gg \texttt{post} \ll Q \gg E]]$ $\equiv \mathfrak{M}_{start(\underline{i})}[[P]] \land \mathfrak{M}_{end(\underline{i})}[[Q]] \land \mathfrak{M}_{\underline{i}}[[E]] \land \mathfrak{M}_{\underline{i}}[[A]]$

(the meaning of subprogram behavior is: P is true in the stating state of \underline{i} , Q is true in the ending state of \underline{i} , A is true throughout \underline{i} , and \underline{i} satisfies E)

(S2) Equivalently, assert <<A>> pre <<P>> post <<Q>> E has the behavior of an automata transition T(s, true, d, true)[E]from initial state *s* in which assertion $\ll P \gg$ holds to final state *d* in which assertion $\ll Q \gg$ holds while performing action *E*.⁵

²BA D.5(10)
³BA D.5(17)
⁴Without temporal operators, assertions are first-order predicates.
⁵JP

```
Example
```

```
subprogram minimum3
features
 a: in parameter BAv2_Types::Real;
 b: in parameter BAv2_Types::Real;
 c: in parameter BAv2_Types::Real;
 result: out parameter BAv2_Types::Real;
annex Action
{**
assert <<MIN3:a b c:=(a<MIN(a:b,b:c) ?? a : MIN(a:b,b:c))>>
pre <<a>0 and b>0 and c>0>>
post <<result=MIN3(a:a,b:b,c:c)>>
  {
    <<true>>
 result := (c<(a < b ?? a : b) ?? c : (a < b ?? a : b))
 <<result=MIN3(a:a,b:b,c:c)>>
  }
**};
end minimum3;
```

Z.10.2 Subprogram Basic Actions

(1) Within a Action annex, the only basic actions are skip, assignment, simultaneous assignment, and exception throwing.⁶ For threads basic_action includes other actions not performed by subprograms (§Z.6.4).

Grammar

```
basic_action ::=
    skip | assignment | simultaneous_assignment | when_throw
        subprogram_invocation
```

Z.10.3 Value for Subprograms

(1) An value is indivisible and may be a variable name, a function call, a reserved word, a property constant or a literal.⁷ Literals have the same representation as the core language.⁸

```
Grammar
```

```
value ::=
   variable_name | value_constant | function_call
   | incoming_subprogram_parameter_identifier | null
```

Chapter Z.10. Subprogram

⁶BLESS Differs from BA: subprogram basic actions

⁷BLESS Differs from BA: subprogram values

⁸AS5506B §15.4 Numeric Literals

Chapter 1

Appendix: Mathematics

(1) To prove correctness, a programming language must be mathematically defined. Therefore, the foundational mathematics must be derived from First Principles.

The foundational mathematics was deliberately selected to be as simple as possible, using only a few fundamental concepts from which all else flows. The following sections tersely declare these fundamental concepts, and is not meant as a textbook or tutorial. Many pieces of standard mathematics, like numbers and arithmetic are just assumed.¹

Later, computation will be defines as satisfaction of interval-temporal logic formulas with lattices of states-not as a sequence of imperative commands. A lattice is a relation with some special properties. Thinking about programs as logic formulas, instead of traditional, imperative, sequential control flow, takes some getting used to.

Still, this document attempts to be self-contained, explicitly built on simple math defined herein, starting with sets.

Appendix 1.1 Sets

- (1) A set is a collection of elements. Finite sets may be specified by enumerating their elements between curly braces. For example, {*true*, *false*} denotes the set consisting of the Boolean constants *true* and *false*. When enumerating elements of a set, "..." is used to denote repetition. For example, {1, ..., n} denotes the set of natural numbers from 1 to *n* where the upper bound, *n*, is a natural number that is not further specified.
- (2) More generally, sets are specified by referring to some property of their elements. $\{x \mid P\}$ denotes the set of all elements *x* that satisfy the property *P*. The bar, |, can be read as "such that". For example, $\{x \mid x \text{ is an } x \in P\}$

¹as defined by *CRC Concise Encyclopedia of Mathematics*, Eric W Weisstein, editor, second edition, Chapman & Hall/CRC, 2003.

integer and x is divisible by 2} denotes the infinite set of all even integers.

- (3) For membership, $a \in A$ denotes that a is an element of the set A, and $b \notin A$ to denote that b is not an element of the set A.
- (4) Some sets have customary symbols:
 - Ø denotes the empty set;
 - \mathbb{N}_0 denotes the set of all natural numbers, including 0;
 - \mathbb{Z} denotes the set of all integers;
 - \mathbb{Q} denotes the set of rational numbers;
 - \mathbb{R} denotes the set of real numbers;
 - $\ensuremath{\mathbb{C}}$ denotes the set of complex numbers.
 - \mathbb{B} denotes the set {*true*, *false*}.

Fixed-point numbers are rational numbers with fixed divisor.

- (5) In a set, one does not distinguish repetitions of elements. Thus $\{T, F\}$ and $\{T, T, F\}$ are the same set. Often it is convenient to refer to a given set when defining a new set. $\{x \in A \mid P\}$ is an abbreviation for $\{x \mid x \in A \text{ and } P\}$. Similarly, the order of elements is irrelevant. Two sets *A* and *B* are equal, B = A, if-and-only-if they have the same elements.
- (6) Let A and B be sets. Then A ⊆ B denotes that A is a subset of B; A ∩ B denotes the intersection of A and B; A ∪ B denotes the union of A and B; and, A − B denotes the difference of A and B. The symbol ≡ is used to define equivalence.

 $A \subseteq B \equiv a \in B \text{ for every } a \in A$ $A \cap B \equiv \{a \mid a \in A \text{ and } a \in B\}$ $A \cup B \equiv \{a \mid a \in A \text{ or } a \in B\}$ $A - B \equiv \{a \mid a \in A \text{ and } a \notin B\}$

- (7) Sets *A* and *B* are *disjoint* if they have no element in common, $A \cap B = \emptyset$.
- (8) The definitions of intersection and union can be generalized to more than two sets. Let A_k be a set for every element k of some other set J in $\bigcap_{k \in J} \equiv \{a \mid a \in A_k \text{ for all } k \in J\} \bigcup_{k \in J} \equiv \{a \mid a \in A_k \text{ for some } k \in J\}$
- (9) For a finite set A, ||A|| denotes the *cardinality*, or number of elements in A. For a non-empty, finite set B ⊂ Z, min(B) denotes the *minimum* of all integers in B.
- (10) D is the set of all possible constructed values, including strings, records, and arrays, formally defined in DZ.8 Type.

Appendix 1.2 Tuples

(1) For sets, the repetition of elements and their order is irrelevant. When ordering matters, ordered pairs and tuples are used. For elements *a* and *b*, not necessarily distinct, $\langle a, b \rangle$ is an *ordered pair* or simply pair. Then

a and *b* are called *components* of $\langle a, b \rangle$. Two pairs $\langle a, b \rangle$ and $\langle b, c \rangle$ are equal, $\langle a, b \rangle = \langle c, d \rangle$ if-and-only-if a = c and b = d.

- (2) More generally, let *n* be any natural number, n ∈ N₀. Then if a₁,..., a_n are any *n* elements, then ⟨a₁,..., a_n⟩ is an *n*-tuple. The element a_k where k ∈ {1,...,n} is called the k-th element of ⟨a₁,..., a_n⟩. An n-tuple ⟨a₁,..., a_n⟩ is equal to an m-tuple ⟨b₁,..., b_m⟩, ⟨a₁,..., a_n⟩ = ⟨b₁,..., b_m⟩, if-and-only-if m = n and a_k = b_k for all k ∈ {1,...,n}. Note that 2-tuples are pairs. Additionally, a 0-tuple is written as ⟨⟩, and a 1-tuple as ⟨a⟩ for any element a.
- (3) The *Cartesian product*, A × B of sets A and B consists of all pairs, ⟨a,b⟩ with a ∈ A and b ∈ B. The n-fold Cartesian product, A₁ × ... × A_n of sets A₁,..., A_n consists of all n-tuples, ⟨a₁,..., a_n⟩ with a_k ∈ A_k for k ∈ {1,...,n}. If all A_k are the same set A, then the n-fold Cartesian product, A × ... × A is also written Aⁿ.

Appendix 1.3 Relations

- (1) A binary *relation* R between sets A and B is a subset of their Cartesian product, $A \times B$, that is, $R \subseteq A \times B$. If A = B, then R is called a relation on A. For example, $\{\langle a, 1 \rangle, \langle b, 2 \rangle, \langle c, 2 \rangle\}$ is a binary relation between $\{a, b, c\}$ and $\{1, 2\}$. More generally, for any natural number n, and n-ary relation R between sets A_1, \ldots, A_n is a subset of the n-fold Cartesian product $A_1 \times \ldots \times A_n$, that is, $R \subseteq A_1 \times \ldots \times A_n$. Note that 1-ary relations are called unary relations, 2-ary relations are called binary relations, and 3-ary relations are called ternary relations.
- (2) Consider a binary relation *R* on a set *A*. *R* is called *reflexive* if $\langle a, a \rangle \in R$ for every $a \in A$; it is called *irreflexive* if $\langle a, a \rangle \notin R$ for every $a \in A$. *R* is called *symmetric* if for all $a, b \in R$, whenever $\langle a, b \rangle \in R$ the also $\langle b, a \rangle \in R$; it is called *antisymmetric* if for all $a, b \in A$, whenever $\langle a, b \rangle \in R$ and $\langle b, a \rangle \in R$ then b = a. *R* is called *transitive* if for all $a, b, c \in A$ whenever $\langle a, b \rangle \in R$ and $\langle b, c \rangle \in R$ then also $\langle a, c \rangle \in R$.
- (3) The transitive, reflexive *closure*, R^* , of a binary relation R over a set A, is the smallest, transitive and reflexive, binary relation on A that contains R as a subset. The transitive, irreflexive closure, R^+ , of a binary relation R over a set A, is the smallest, transitive and irreflexive binary relation that contains R as a subset.

$$R^{\star} \equiv R \subseteq R^{\star} \text{ and for all } a, b, c \in A \mid \begin{cases} \langle a, b \rangle \in R^{\star} \land \langle b, c \rangle \in R^{\star} \to \langle a, c \rangle \in R^{\star} \\ \langle a, a \rangle \in R^{\star} \end{cases}$$

$$R^{+} \equiv R \subseteq R^{+} \text{ and for all } a, b, c \in A \mid \begin{cases} \langle a, b \rangle \in R^{+} \land \langle b, c \rangle \in R^{+} \rightarrow \langle a, c \rangle \in R^{+} \\ \langle a, a \rangle \notin R^{+} \end{cases}$$

(4) The *relational composition*, $R_1 \circ R_2$, of relations R_1 and R_2 on a set *A* creates a new relation by combining them:

 $R_1 \circ R_2 \equiv \{ \langle a, c \rangle \mid \text{ there exists } b \in A \text{ with } \langle a, b \rangle \in R_1 \text{ and } \langle b, c \rangle \in R_2 \}$

(5) For any natural number *n*, the n-fold relational composition, R^n , of a relation *R* on a set *A* is defined inductively:

 $R^{0} \equiv \{ \langle a, a \rangle \mid a \in A \}$ $R^{n} \equiv R^{n-1} \circ R \text{ for } n > 0.$

Chapter 1. Appendix: Mathematics

1.3. Relations

 $R^{\star} \equiv \bigcup_{n \in \mathbb{N}_0} R^n$

 $R^+ \equiv R^\star - R^0$

(6) Membership of pairs in a binary relation is usually written in infix notation; instead of $\langle a, b \rangle \in R$, use aRb. Any binary relation $R \subseteq A \times B$ has an inverse $R^{-1} \subseteq B \times A$ such that $bR^{-1}a$ if-and-only-if aRb.

Appendix 1.4 Functions

- (1) Let A and B be sets. A function or mapping from A to B is a binary relation f between A and B with the following special property: for each element $a \in A$ there is exactly one element $b \in B$ such that a f b. Usually functions use prefix notation for function application writing f(a) = b instead of a fb. For some functions postfix notation is used to write af = b. To indicate that f is a function from A to B write $f : A \rightarrow B$. The set A is called the *domain* of f and the set B is called the *range* or *co-domain* of f.
- (2) Consider a function $f: A \to B$ and some set $X \subseteq A$. The *restriction* of f to X is denoted by f[X] and defined as the intersection of f (which is a subset of $A \times B$) with $X \times B$: $f[X] \equiv f \cap (X \times B)$. Functions may have special properties. A function $f: A \to B$ is called *one-to-one* or *injective* if $f(a_1) \neq f(a_2)$ for any two distinct elements $a_1, a_2 \in A$. It is called *onto* or *subjective* if for every element $b \in B$ there exists an element $a \in A$ with f(a) = b. It is called *bijective* if it is both injective and subjective.
- (3) Consider an n-ary function whose domain is a Cartesian product, $f: A_1 \times \ldots \times A_n \rightarrow B$. It is customary to drop tuple brackets when applying f to a tuple $(a_1, \ldots, a_n) \in A_1 \times \ldots \times A_n$ writing f(2,3) instead of $f(\langle 2,3\rangle).$
- (4) Consider a binary function whose domain and co-domain coincide, $f: A \to A$. An element $a \in A$ is called a fixed point of f if f(a) = a.
- (5) Boolean logic can also be considered to be functions on {true, false}.

conjunction of *a* and *b* is $a \wedge b$;

disjunction is $a \vee b$;

implication is $a \rightarrow b$;

if-and-only-if is $a \leftrightarrow b$;

exclusive disjunction is $a \oplus b$;

complement is $\neg a$.

Table 1.1: Boolean Function Truth Table							
a	b	$a \wedge b$	$a \lor b$	$a \rightarrow b$	$a \leftrightarrow b$	$a \oplus b$	$\neg a$
false	false	false	false	true	true	false	true
true	false	false	true	false	false	true	false
false	true	false	true	true	false	true	true
true	true	true	true	true	true	false	false

1.4. Functions

Appendix 1.5 Sequences

- (1) Sequences are ordered sets. In the following, let *A* be a set. A sequence of elements of *A* of length n > 0 is a function $f : \{1, \ldots, n\} \to A$. A sequence is denoted by listing its values in order a_1, \ldots, a_n where $a_1 = f(1), \ldots, a_n = f(n)$. Then the k-th element of the sequence a_1, \ldots, a_n is a_k when $k \in \{1, \ldots, n\}$. A finite sequence is a sequence of any length $n \ge 0$. A sequence of length 0 is called the *empty sequence* and denoted ϵ . A countably-infinite sequence of elements from A is a function $\xi : \mathbb{N}_0 \to A$. To exhibit the general form of a countably-infinite sequence ξ is written $\xi : a_0 a_1 a_2 \ldots$ when $a_k = \xi(k)$ for all $k \in \mathbb{N}_0$. Then *k* is called the *index* of element a_k .
- (2) Consider now a set of relations, $R = \{R_1, R_2, ..., R_{n-1}\}$, on a set *A*. For any finite sequence of elements of *A*, $a_1 \dots a_n$, such that each element is related to the next by a relation in *R*, $a_1R_1a_2$, $a_2R_2a_3$, ..., $a_{n-1}R_{n-1}a_n$ can be written as a finite chain, $a_1R_1a_2R_2a_3 \dots R_{n-1}a_n$ For example, using the relations = and < over \mathbb{Z} , a finite chain may be written $a_0 < a_1 = a_2 < a_3 < a_4$. Similarly for infinite sequences and infinite chains.
- (3) A permutation of a sequence has the same elements in different order. In the following, let *f* and *g* be sequences of distinct² elements *f* : {1,...,*n*} → *A* and *g* : {1,...,*m*} → *A*. The sequences are permutations of each other, *f* ⊆ *g*, when they are the same length and have the same elements *f* ⊆ *g* ≡ *n* = *m* ∧ {*f*(1), *f*(2),...,*f*(*n*)} = {*g*(1), *g*(2),...,*g*(*m*)}

Appendix 1.6 Strings

- (1) A set of symbols is often called an *alphabet*. A *string* over an alphabet *A* is a finite sequence of symbols from *A*. For example, 1 + 2 is a string over the alphabet {1, 2, +}. Syntactic objects like AADL annex subclauses are strings.
- (2) The *concatenation* of two strings s_1 and s_2 yields the string s_1s_2 formed by first writing s_1 and then s_2 . A string *t* is called a *substring* of a string *s* if there exist strings s_1 and s_2 such that $s = s_1ts_2$. Because s_1 and s_2 may be empty, every string is a substring of itself.

Appendix 1.7 Partial Orders

- (1) A partial order is a pair (A, □) consisting of a set A and a irreflexive, antisymmetric, and transitive relation □ on A. The reflexive partial order is denoted □. If x □ y for some x, y ∈ A, then x is called *less than y*, or y is greater than x. Consider an element a ∈ A and a subset X ⊆ A. When a ∈ X and a □ x for all x ∈ X − {a}, the a is called the *least element* of X. When x □ b for all x ∈ X − {b}, then b is called an upper bound of X. Upper bounds of X need not be elements of X. Let U be the set of all upper bounds of X. Then a is called the *least element* of X if a is the least element of U.
- (2) A partial order (A, \Box) is called *complete* if A contains a least element, and for every ascending chain $a_0 \sqsubset a_1 \sqsubset a_2 \cdots$ of elements from A, the set $\{a_0, a_1, a_2, \ldots\}$ has a least upper bound.

 $^{^{2}}$ may not need restriction on repeated elements; that the sets are the same, repeated elements and all, may be enough; but then they have equal bags, not sets and that way madness lies

Appendix 1.8 Graphs

(1) A graph is a pair $\langle V, E \rangle$ where *V* is a finite set of vertices $\{v_1, v_2, \dots, v_n\}$ and *E* is a finite set of edges where each edge is a pair of vertices in *V*, $\{\langle v_m, v_l \rangle, \dots, \langle v_j, v_k \rangle\}$. All graphs considered here are *directed* in the the order of vertices within the pair describing the edge is significant. The set of edges forms a relation on the set of vertices $E \subseteq V \times V$. The transitive, irreflexive closure of *E*, called E^+ is especially important.

Appendix 1.9 Lattices

A graph (V, E) is a *lattice* if the transitive, irreflexive closure of E, E⁺, is an irreflexive partial order □, it has a least element l ∈ V, and an upper bound u ∈ V. Executions of BA2015 actions create lattices.



Figure 1.1: Generic Lattice

- (2) Depictions of lattices place the least element (a.k.a. "start") at the top, and the greatest element (a.k.a. "end") at the bottom. Directed edges use no arrowheads; instead, the edges are presumed to flow from the higher vertex to the lower vertex.
- (3) Because lattices will be used to define intervals of time, when an unspecified-further lattice needs a name it is often called i. Interval i = ⟨V_i, E_i⟩ has a least element at the top called start(i) ∈ V_i, and an upper bound at the bottom called end(i) ∈ V_i. Like trees and conventional current, representations are reflected; least is top (because it's first) and upper most is bottom (because it's last). To define a notion of "before" is why all that stuff about irreflexive partial orders, least elements and upper bounds was needed.
- (4) Every edge and vertex in the lattice is reachable from the least element; every edge and vertex in the lattice can reach the upper bound.³ ∀v ∈ V_i − ℓ | ℓ □ v ∧ ∀v ∈ V_i − u | v □ u

(5) If there is a path between v_1 and v_2 , then $v_1 \sqsubset v_2$, which

means v_1 occurs before v_2 . If there is no path between v_1 and v_2 , $v_1 \not \sqsubset v_2 \land v_2 \not \sqsubset v_1 \rightarrow v_1 \parallel v_2$ then v_1 and v_2 may occur in either order, or concurrently.

³¥ means "for all"





Figure 1.3: Lattice Combinations



Figure 1.2: Two Lattices

- (6) Lattices may combined into new lattices in three ways: sequential, concurrent, and insertion. Consider two lattices $\underline{i}_1 = \langle V_1, E_1 \rangle$ and $\underline{i}_2 = \langle V_2, E_2 \rangle$ that have no vertices in common, $V_1 \cap V_2 = \emptyset$, least elements $\ell_1 \in V_1$ and $\ell_2 \in V_2$, and upper bounds $u_1 \in V_1$ and $u_2 \in V_2$.
- (7) Their sequential lattice combination, <u>i</u>₁ ~ <u>i</u>₂, may be performed as follows: substitute *u*₁ for *l*₂ in *V*₂ and *E*₂, then form the union of the vertices and edges, <u>i</u>_{sc} = ⟨*V*₁ ∪ *V*₂, *E*₁ ∪ *E*₂⟩.
- (8) Their *concurrent lattice combination*, $\underline{i}_1 \Downarrow \underline{i}_2$, may be performed as follows: substitute u_1 for u_2 , and ℓ_1 for ℓ_2 in V_2 and E_2 , then form the union of the vertices and edges, $\underline{i}_{cc} = \langle V_1 \cup V_2, E_1 \cup E_2 \rangle$.
- (9) Their insertion combination, $\underline{i}_1[e = \underline{i}_2]$, may be performed as follows: choose an edge $e \in E_1$, $e = \langle v_j, v_k \rangle$, remove it from from E_1 , substitute v_j for ℓ_2 , and v_k for u_2 in V_2 and E_2 , then form the union of the vertices and edges,

 $\underline{\mathbf{i}}_{ic} = \langle V_1 \cup V_2, E_1 \cup E_2 \rangle.$

Appendix 1.10 Meaning

(1) The *meaning* of BA2015 language constructs is defined by giving an *interpretation* within a *context* for a *subject*:

```
\mathfrak{M}_{context} [[subject]] = interpretation where
```

context if given, is usually a state or set of states

subject is some construct in BA2015

interpretation is the defining formula for that subject, in that context

Chapter 1. Appendix: Mathematics

Appendix 1.11 Time

- (1) It is important to distinguish model time from real time. Model time is a mathematical abstraction useful for defining what a system is supposed to do. Real time is where the actual systems will operate. Model time is the same everywhere in the system, and is non-negative and real, t ∈ ℝ ∧ t ≥ 0. Real time is different everywhere; synchronous temporal domains are limited in volume by the speed of light. Great care must be used for information that flows across temporal domain boundaries. Defining such temporal domains in AADL using precise, model time is means to make them nicely work together in real time when integrated into an operational system.
- (2) Periods discretize time exactly in BA2015 by choosing a countably-infinite subset of \mathbb{R} ,

$$P_d = \{p_i \mid p_i = dj \text{ for all } j \in \mathbb{N}_0\}$$

where d is the period's duration, and dj is multiplication of d by j.

(3) Defining the system's hyperperiod is naturally the product of all of the different durations:⁴

$$h \equiv \prod_{d \in D} d$$

where D is the set of all different durations in the system.⁵

- (4) The present instant is called *now*.
- (5) Many entities in BA2015 have sensible time of occurrence, T, such as events.

 $T[[e]] \equiv t \mid t \in \mathbb{R} \land t \ge 0 \land e \text{ occurs at } t$

(6) Durations are continuous sets of non-negative real numbers. Commas denote open ranges that do not include the upper and/or lower bound: ".."=closed, includes both endpoints; ",,"=open both, neither endpoint included; ",."=open left, lower bound not included; ".,"=open right, upper bound not included.

 $\{l..u\} \equiv \{ m \mid m \in \mathbb{R} \land m \ge l \land m \le u \}$ $\{l, , u\} \equiv \{ m \mid m \in \mathbb{R} \land m > l \land m < u \}$ $\{l, .u\} \equiv \{ m \mid m \in \mathbb{R} \land m < l \land m \le u \}$ $\{l., u\} \equiv \{ m \mid m \in \mathbb{R} \land m \ge l \land m < u \}$

(7) Frequently, time will be used to define the context of meaning. Subscripted time as context notation $\mathfrak{M}_t[\![X]\!] \equiv \cdots$ is used to define the meaning for whatever *X* is, at a given time *t*. This notation is used in DZ.9.3.2 and DZ.9.4.1 to define temporal meaning for Assertions.

Appendix 1.12 Values

(1) A *value* is a mathematical object. A *type* is a set of values (see DZ.8 Type). Values used in BA2015 are the same as the AADL Data Modeling Annex and AADL property values (which have records, but not

⁴In cases where every system-level clock is a multiple of the same reference clock, then least-common multiple of different durations can suffice.

⁵ \prod means "product of", usually defined over all of the numbers in a given set

arrays).

- (2) Usually, values are singular: numbers in N₀, Z, Q, R, or C; boolean in B; a character (enclosed in apostrophes); a string (enclosed in quotation marks); or an enumeration literal (sequence of alphanumeric characters starting with a letter).
- (3) More complex values are constructed from sets of pairs. Records are sets of pairs in which the first element is a record field identifier, and the second is the value of that field. Arrays are sets of pairs in which the first element is an integer index, and the second is the value of that index. Record and array values are functions in which the first element of the pair is unique. Array values generally constrain the second element of pairs to the same type. Of course, array element and record field values can be themselves be arrays or records, making arbitrarily complex values.
- (4) The bottom sign, ⊥, represents the absence of a value at a given time. The absence of value is also called null.
- (5) The *clock operator*^determines when something has value. At time *t*,

 $\mathfrak{M}_t[[\hat{p}]] \equiv \begin{cases} false \text{ when } \mathfrak{M}_t[[p]] = \bot \\ true \text{ otherwise} \end{cases}$

Appendix 1.13 States

(1) BA2015 uses two kinds of states:

lattice states variable-value bindings during actions

machine states source and destination of transitions

Appendix 1.13.1 Lattice States

 A lattice state is a set of pairs of variable names with values, with perhaps a time of the moment of occurrence.

$$L = (\{s_1, s_2, \dots, s_m\}, t_S) \ s_k = \langle \mathsf{n}_k, \mathsf{v}_k \rangle \ t_S \in \mathbb{R} \land t_S \ge 0$$

Two states are equal if-and-only-if they have the same variables and those variables have the same values, but not necessarily the same time of occurrence. For states V and U,

$$V = (\{v_1, v_2, \dots, v_m\}, t_V)$$
 and $U = (\{u_1, u_2, \dots, u_m\}, t_U)$

$$V = U \equiv \{v_1, v_2, \dots, v_m\} = \{u_1, u_2, \dots, u_m\}$$

Execution lattices satisfying temporal logic formulas have states as vertices (nodes).

Chapter 1. Appendix: Mathematics

Appendix 1.13.2 Behavior States

 A behavior state is declared in the states section of thread behaviors (DZ.3.2), and may be used as sources or destinations of transitions.

Q = (s, L)

Where s is a behavior state label, and L is a lattice state defining values of variables and time of occurrence.

Appendix 1.14 Arithmetic

 Axiomatic definitions of arithmetic have been of interest to mathematicians for centuries. For BA2015, Peano arithmetic will be assumed for natural numbers, N₀, extended appropriately for Z, Q, R, and C.

Appendix 1.15 Logic

(1) A *logic* is formal mathematical system for reasoning about a domain of interest. A logic consists of rules defined in terms of

symbols a set of graphical characters

formulas a set of sequences of symbols

axioms a set of distinguished formulas known to be true

rules a set of inferences to prove additional formulas from axioms, given formulas, and previously proved formulas

Not all sequences of symbols are formulas. Formulas are *well-formed* sequences of symbols. Formulas must be grammatically-correct to have meaning. A logic usually defines which sequences of symbols are formulas with a grammar.

To *satisfy* a formula means choosing values for its symbols such that the formula is true. A formula for which no choice of values for symbols is true is *unsatisfiable*. A formula always true regardless of chosen values for symbols is *tautology*.

The following formulas are assumed as axiomatic (eg. tautologies), with b, c, and d representing booleanvalued predcates, r being a bounded range, and j being an element in that range.⁶

Axiom 1 (Complement). $b \equiv \neg(\neg b)$ Axiom 2 (Excluded Middle). $b \lor \neg b$ Axiom 3 (Contradiction). $\neg(b \land \neg b)$

Chapter 1. Appendix: Mathematics

⁶as in U.S. Pat. No. 5,867,649, col. 40, lines 40-70

```
Axiom 4 (Implication). a \rightarrow b \equiv \neg a \lor b
Axiom 5 (Equality). a = b \equiv a \rightarrow b \lor b \rightarrow a
Axiom 6 (Disjunction). c \lor c \equiv c
Axiom 7 (Disjunction). c \lor true \equiv true
Axiom 8 (Disjunction). c \lor false \equiv c
Axiom 9 (Disjunction). c \lor (c \land b) \equiv c
Axiom 10 (Disjunction). b \lor c \equiv c \lor b
Axiom 11 (Disjunction). b \rightarrow (b \lor c)
Axiom 12 (Conjunction). b \land b \equiv b
Axiom 13 (Conjunction). b \wedge true \equiv b
Axiom 14 (Conjunction). b \wedge false \equiv false
Axiom 15 (Conjunction). b \land (c \lor b) \equiv b
Axiom 16 (Conjunction). b \land c \equiv c \land b
Axiom 17 (Conjunction). (b \land c) \rightarrow b
Axiom 18 (Distribution). b \lor (c \land d) \equiv (b \lor c) \land (b \lor d)
Axiom 19 (Distribution). b \land (c \lor d) \equiv (b \land c) \lor (b \land d)
Axiom 20 (Universal Quantification). \forall j \in r \mid (b \land c) \equiv (\forall j \in r \mid b) \land (\forall j \in r \mid c)
Axiom 21 (Existential Quantification). \exists j \in r \mid (b \lor c) \equiv (\exists j \in r \mid b) \lor (\exists j \in r \mid c)
```

Appendix 1.16 Computation \equiv Satisfaction

(1) BA2015 defines computation as satisfaction of interval temporal logic formulas by lattices of states.

 $\mathfrak{M}_{\mathbf{i}}[w] = true$ (construct an interval \mathbf{i} such that the formula w is true)

- (2) Each BA2015 program may be satisfied by a huge number of different lattices, all of which arrive at the same result.⁷ The set of satisfying lattices is so large, it is effectively countably infinite. However, it suffices to consider the canonical member of the set of satisfying lattices—the shortest and bushiest lattice. Maximizing opportunities for concurrent execution is paramount for supercomputing, but embedded systems with multi-core systems-on-chip may benefit from rich opportunities for concurrent execution.
- (3) For just the Action annex sublanguage, the states defined in 1.13 suffice and need no more reference in time than its position in the lattice. For satisfying lattices of states for the BA2015 annex sublanguage need time-stamps. Therefore, the set of variable-value pairs comprising a state is augmented with a real-valued time-stamp.

 $L = (\{s_1, s_2, \dots, s_m\}, t_s) \ s_k = \langle \mathsf{n}_k, \mathsf{v}_k \rangle$

where t_s the time lattice state *L* is created. Lattice state *L* says nothing about the values of variables at any time other than t_s . Other lattice states could have occurred infinitesimally earlier or later. Usually, only the time-stamps of least elements and upper bounds of lattices matter, and will be ignored when they don't.

⁷Every satisfying lattice will have equal states for their least elements (start) and upper bounds (end).

Appendix 1.17 Clock

- (1) A *clock* is a boolean-valued operator over machine states, S, variables, V, and ports, P which is true only when its subject has a (non-null) value: $\hat{x} \equiv \mathfrak{M}_{now}[x \neq \bot]$. The set of all possible clock formulas, F_{SVP} , is defined with the grammar of predicate (DZ.9.3) augmented with the following as boolean values:
 - 1. Ports: $\hat{p} \equiv \mathfrak{M}_{now} \llbracket p \neq \bot \rrbracket$ for port p.
 - 2. Variables: $\hat{v} \equiv \mathfrak{M}_{now} \llbracket v \neq \bot \rrbracket$ for variable *v*.
 - 3. States: $\hat{s} \equiv \mathfrak{M}_{now}[State(s)]]$ where State(s) means the state machine is currently in state *s*.
 - 4. Never: $c = \hat{\mathbf{0}} \equiv (\forall t = now : \neg c)$ where c is a clock formula $c \in F_{SVP}$.
 - 5. Always $c = \hat{1}_{SVP} \equiv (\forall t = now : c)$ where c is a clock formula $c \in F_{SVP}$.
 - 6. Difference: $f \stackrel{\circ}{} g \equiv (\hat{f} \text{ and not } \hat{g})$ for any $f,g \in F_{SVP}$.
 - Next: v'=e when used in a guard of automata (D1.19) means that variable v will hold the value of expression e upon entering the destination state.⁸

```
9
```

(2) For example, the formula \hat{a} and $\hat{b} = \hat{0}$ stipulates that ports a and b should never be assigned values simultaneously. ¹⁰

Appendix 1.18 Timed Formula

- (1) The clock formula set F_A of an automaton A is inductively extended to the *timed formula* set F_A^{\sharp} with atoms pertaining to real-time properties of A. Real time properties $f^{\sharp} \in F_A^{\sharp}$ are formed with the atoms $n \in \mathbb{N}_0$ and t_p , (resp. t'_p) to mean the date (number of timing periods from start) of the previous, (resp. next) occurrence of p, with integer sub-expressions $f^{\sharp} + g^{\sharp}$, $f^{\sharp} g^{\sharp}$, for all f^{\sharp} , g^{\sharp} in F_A^{\sharp} , and with relations $f^{\sharp} = g^{\sharp}$, $f^{\sharp} < g^{\sharp}$ for all $f^{\sharp} + g^{\sharp}$ in F_A^{\sharp} .
- (2) The duration of the timing period need not be the period of the automaton (if it even has one), but is much shorter to discretize time for the system as a whole fine enough to accurately model communication in the real system. ¹²
- (3) For example, the synchrony of two ports a, b is expressed as $\hat{a} = \hat{b}$ in F_A . In F_A^{\sharp} , it can be approximated by $d \le t_a < d'$ and $d \le t_b < d'$, by considering *d* to be the dispatch signal or date of the parent component. Literally, it means that the dates t_a and t_b of all occurrences of a and b must always occur between the dispatch date *d* and the next one. ¹³

⁸Not to be confused with the use of ' as a temporal operator for periodic threads meaning next period.

⁹JP ¹⁰JP

¹¹JP

¹²JP

¹³JP

Appendix 1.19 Automata

(1) The behavior of a thread or device component defined with a BA2015 annex subclause is equivalent to an automation,¹⁴ defined as a tuple:

 $A = (S_A, s_0, V_A, P_A, F_A, T_A, C_A)$

where

- S_A the set of initial, complete, execute, and final states of A
- s_0 the initial state of A
- V_A the set of local variables of A; \mathbb{D}^{V_A} is the set of all possible values of local variables
- P_A the set of ports of A, $P_A = I_A \cup O_A$, the input and output ports¹⁵ \mathbb{D}^{I_A} and \mathbb{D}^{O_A} are sets of all possible values of inputs and outputs

 F_{SVP} is the set of all possible clock formulas over vocabulary $W_A \equiv S_A \cup V_A \cup P_A \cup V'_A$

- T_A the set of transitions $T_A \subset S_A \times \mathbb{D}^{V_A} \times \mathbb{D}^{I_A} \times F_{SVP} \to S_A \times \mathbb{D}^{V_A} \times \mathbb{D}^{O_A} \times F_{SVP}$ where $(s, V_s, I_A, g, d, V_d, O_A, f) \in T_A$
 - source state $s \in S_A$,
 - variable valuations $\forall v \in V_A : \mathfrak{M}_{V_s}[[v]] \in \mathbb{D}$,
 - input port values $\forall i \in I_A : \mathfrak{M}[[i]] \in \mathbb{D}$, and
 - source clock (guard) formula $g \in F_{SVP}$

map to

- the destination state $d \in S_A$,
- updated variable values $\forall v' \in V_A : \mathfrak{M}_{V_d}[[v']] \in \mathbb{D}$,
- output port values $\forall o \in O_A : \mathfrak{M}\llbracket o \rrbracket \in \mathbb{D}$, and
- destination clock (finish) formula $f \in F_{SVP}$.

 C_A the timing constraint $C_A \in F_{SVP}$ must equal $\hat{\mathbf{0}}$ defines timing and synchronization behavior.

16

(2) Let the set of all source behavior states of A (D1.13.2) and inputs be $Q_A \equiv S_A \times \mathbb{D}^{V_A} \times \mathbb{D}^{I_A}$. Equivalently, let the set of all destination behavior states and outputs of A be $Q'_A \equiv S'_A \times \mathbb{D}^{V'_A} \times \mathbb{D}^{O_A}$. Then $T_A \in Q_A \times F_{SVP} \to Q'_A \times F_{SVP}$. As shorthand, transitions may be represented as a quadruple $(s, g, d, f) \in T_A$ for source, guard, destination, and finish, or a triple (s, g, d) where f is assumed to be true. ¹⁷

¹⁴denoted by a capital letter, here 'A'

¹⁵in out ports are members of both I_A and O_A ¹⁶IP

 $^{^{17}}$ JP

- (3) A transition that performs action w when changing from source state s with source clock formula (guard) g to destination state d with destination clock formula (finish) f is written as T(s, g, d, f)[w]. This notation will be used to define semantics for actions–particularly when defining complex actions in terms of simpler actions such as loops, action set, and action sequences. ¹⁸
- (4) In defining semantics with automata, a single automata may be translated into a *transition system* containing more than one transition, replacing the original transition. For $T \in T_A$:

$$T \Rightarrow T_1 \cup T_2 \equiv (T_A - T) \cup T_1 \cup T_2$$

(*T* is removed from the set of transitions T_A , to which T_1 and T_2 are added.)¹⁹

Appendix 1.20 Synchronous Product

(1) The synchronous product of automata $A = (S_A, s_0, V_A, P_A, F_A, T_A, C_A)$ and $B = (S_B, t_0, V_B, P_B, F_B, T_B, C_B)$ is defined $A|B = (S_{AB}, (s_0, t_0), V_{AB}, P_{AB}, F_{AB}, T_{AB}, C_{AB})$ as follows:

 $S_{AB} = S_A \times S_B$ $V_{AB} = V_A \cup V_B$ $P_{AB} = P_A \cup P_B$ $F_{AB} = F_A \vee F_B^{20}$ $T_{AB} = \{((s_1, s_2), g_1 \wedge g_2, (d_1, d_2), f_1 \wedge f_2) \mid (s_1, g_1, d_1, f_1) \in T_A \wedge (s_2, g_2, d_2, f_2) \in T_B^{21}$ $C_{AB} = C_A \vee C_B$ 22

- (2) Product is commutative, associative, has neutral element ({*s*}, *s*, Ø, Ø, Ø, Ô) and, for deterministic automata, idempotent. ²³
- (3) The synchronous composition (immediate connection) of two automata A and B communicating through a port p is represented by the product A|FIFOp|B where

 $FIFOp = \{(s_1, v' = p_{in}, s_2, true), (s_2, true, s_1, p_{out} = v)\}$

represents the point-to-point one-place first-in-first-out behavior of port p. A port queue of size n can be specified as a series of n one-place FIFO buffers.²⁴ ²⁵

¹⁸JP
¹⁹JP
²⁰check with J.P.
²¹check with J.P.
²²JP
²³JP
²⁴Wouldn't this force n steps even if the FIFO had only a single element?
²⁵JP

Chapter 1. Appendix: Mathematics

1.20. Synchronous Product

Appendix 1.21 Small Step

(1) A small step is execution of a single transition of an automaton (D1.19), T = (s, v, i, g, d, v', o, f). A small step leaves a source behavior state (s, v), having state label *s* and (persistent) variable valuation *v*, with the values of in ports *i*, and guard clock formula *g*, to enter destination behavior state (d, v'), having state label *d* and updated variable valuation *v'*, sending values to out ports *o*, satisfying finish clock formula *f*. ²⁶

Appendix 1.22 Big Step

- (1) A *big step* is a finite series of small steps, such that the source state of the first transition and the destination of the last transition are complete states. ²⁷
- (2) Let *s* be the starting complete state, and *e* be the ending complete state of a big step *B*. Then *B* will be a sequence of small steps $T_1
 dots T_n$ such that v_0 is the starting values of variables, v_n is the ending values of variables, *i* is the values received on in ports, *o* is the values sent on out ports, *g* is the dispatch condition, and *f* is the final formula: ²⁸

 $T_{1} = (s, v_{0}, i, g, s_{1}, v_{1}, \bot, true)$... $T_{j} = (s_{j}, v_{j}, i, true, s_{j+1}, v_{j+1}, \bot, true)$... $T_{n} = (s_{n}, v_{n}, i, true, e, v_{n+1}, o, f)$

which presumes that input values are frozen at dispatch time, and output values sent at completion. If inputs change during a big step, then replace the *i* in each transition with i_0 , etc. as appropriate.²⁹

Appendix 1.23 Trace

- (1) A port trace is a sequence of (possibly null) values of a port. A synchronous port trace has an entry for each atom $n \in \mathbb{N}_0$ as in D1.18 with \perp when the port has no value: $(p : p_0, p_1, \ldots)$. An execution trace of a thread is a set of traces of its ports: $\{(p : p_0, p_1, \ldots)(q : q_0, q_1, \ldots)(r : r_0, r_1, \ldots)\}$. An asynchronous trace (marked with^{\sharp}) removes all the null values. ³⁰
- (2) Consider execution traces $B_1 = \{(x : 2, \bot, \bot, \bot)(y : \bot, 2, 1, 0)\}$ and $B_2 = \{(x : 2, \bot, \bot)(y : 2, 1, 0)\}$. The asynchronous trace of B_1 is $B_1^{\sharp} = \{(x : 2)(y : 2, 1, 0)\}$. The asynchronous trace of B_2 is $B_2^{\sharp} = \{(x : 2)(y : 2, 1, 0)\}$. Therefore $B_1^{\sharp} = B_2^{\sharp}$. ³¹

²⁶JP ²⁷JP

²⁸JP

²⁹JP

³⁰JP ³¹IP

Chapter 1. Appendix: Mathematics

1.21. Small Step

Appendix: Lexicon

Chapter

(1) Numeric literals, whitespace, identifiers and comments follow AS5506B §15 Lexical Elements.¹ String literals are enclosed in ` ' like LaTeX.

Appendix 2.1 Character Set

(1) The only characters allowed outside of comments are the graphic_characters and format_effectors.

- (2) The character repertoire for the text of BLESS annex libraries, subclauses, and properties consists of the collection of characters called the Basic Multilingual Plane (BMP) of the ISO 10646 Universal Multiple-Octet Coded Character Set, plus a set of format_effectors and, in comments only, a set of other_control_functions; the coded representation for these characters is implementation defined (it need not be a representation defined within ISO-10646-1).
- (3) The description of the language definition of BLESS uses the graphic symbols defined for Row00: Basic Latin and Row 00: Latin-1 Supplement of the ISO 10646 BMP; these correspond to the graphic symbols of ISO 8859-1 (Latin-1); no graphic symbols are used in this standard for characters outside of Row 00 of the BMP. The actual set of graphic symbols used by an implementation for the visual representation of the text of BLESS is not specified.
- (4) The categories of characters are defined as follows:

¹BA D.7(6)

```
identifier letter
   upper_case_identifier_letter | lower_case_identifier_letter
upper_case_identifier_letter
   Any character of Row 00 of ISO 10646 BMP whose name begins
  Latin Capital Letter.
lower_case_identifier_letter
  Any character of Row 00 of ISO 10646 BMP whose name begins
  Latin Small Letter.
digit ::= 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9
space_character
  The character of ISO 10646 BMP named Space.
special_character
  Any character of the ISO 10646 BMP that is not reserved for a control
  function, and is not the space_character, an identifier_letter,
  or a digit.
format effector
  The control functions of ISO 6429 called character tabulation (HT),
  line tabulation (VT), carriage return (CR), line feed (LF), and
  form feed (FF).
other_control_character
  Any control character, other than a format effector, that is allowed
  in a comment; the set of other_control_functions allowed in comments
  is implementation defined.
```

(5) Table 2.1 defines names of certain special_characters.

Table 2.1: Special Character Names							
Symbol	Name	Symbol	Name				
"	quotation mark	#	number sign				
=	equals sign	-	underline				
+	plus sign	,	comma				
-	minus	•	dot				
:	colon	;	semicolon				
(left parenthesis)	right parenthesis				
[left square bracket]	right square bracket				
{	left curly bracket	}	right curly bracket				
&	ampersand	^	caret				

Appendix 2.2 Lexical Elements, Separators, and Delimiters

(1) The text of BLESS annex libraries, subclauses, and properties consist of a sequence of separate lexical elements. Each lexical element is formed from a sequence of characters, and is either a delimiter, an

Chapter 2. Appendix: Lexicon

identifier, a reserved word, a numeric_literal, a character_literal, a string_literal, or a comment. The meaning of BLESS annex libraries, subclauses, and properties depends only on the particular sequences of lexical elements that form its compilations, excluding comments.

- (2) The text of BLESS annex libraries, subclauses, and properties are divided into lines. In general, the representation for an end of line is implementation defined. However, a sequence of one or more format_effectors other than character tabulation (HT) signifies at least one end of line.
- (3) In some cases an explicit separator is required to separate adjacent lexical elements. A separator is any of a space character, a format_effector, or the end of a line, as follows:
 - A space character is a separator except within a comment, or a string_literal.
 - Character tabulation (HT) is a separator except within a comment.
 - The end of a line is always a separator.
- (4) A *delimiter* is either one of the following special characters

() [] {} , . : ; = * + -

or one of the following *compound delimiters* each composed of two or three adjacent special characters

:= <> != :: => -> .. -[]->)~>

(5) The following names are used when referring to compound delimiters:

Delimiter	Name
:=	assign
<> !=	unequal
::	qualified name separator
=>	association
->	implication
-[left step bracket
]->	right step bracket
)~>	right conditional bracket

Appendix 2.3 Identifiers

(1) Identifiers are used as names. Identifiers are case sensitive.²

identifier ::= identifier_letter {[_] letter_or_digit}*

letter_or_digit ::= identifier_letter | digit

- An identifier shall not be a reserved word in either BLESS or AADL.
- Identifiers do not contain spaces, or other whitespace characters.

²Identifiers in AADL are case insensitive.

Appendix 2.4 Numeric Literals

- (1) There are four kinds of numeric literal: integer, real, complex, and rational. A real literal is a numeric literal is a numeric literal is a point, and possibly an exponent; an *integer literal* is a numeric literal without a point; a *complex literal* is a pair of real literals separated by a colon; a *rational literal* is a pair of integer literals separated by a bar.
- (2) Peculiarly, negative numbers cannot be represented as numeric literals. Instead unary minus preceding a numeric literal represents negative literals instead.

```
numeric_literal ::=
    integer_literal | real_literal | rational_literal | complex_literal
```

(3) Integer values are equivalent to Base_Types::Integer values as defined in the AADL Data Modeling Annex B.³

```
integer_literal ::= decimal_integer_literal | based_integer_literal
real_literal ::= decimal_real_literal
```

Appendix 2.4.1 Decimal Literals

(1) A decimal literal is a numeric_literal in the conventional decimal notation (that is, the base is ten).

```
decimal_integer_literal ::= numeral
decimal_real_literal ::= numeral . numeral [ exponent ]
numeral ::= digit {[_] digit}*
exponent ::= (E|e) [+] numeral | (E|e) - numeral
```

- (2) An underline character in a numeral does not affect its meaning. The letter E of an exponent can be written either in lower case or in upper case, with the same meaning.
- (3) An exponent indicates the power of ten by which the value of the decimal literal without the exponent is to be multiplied to obtain the value of the decimal literal with the exponent.

Appendix 2.4.2 Based Literals

(1) A based literal is a numeric_literal expressed in a form that specifies the base explicitly.

```
based_integer_literal ::= base # based_numeral # [ positive_exponent ]
base ::= digit [ digit ]
based_numeral ::= extended_digit [_] extended_digit
extended_digit ::= digit | A | B | C | D | E | F | a | b | c | d | e | f
3BA D.7(7)
```

Chapter 2. Appendix: Lexicon

2.4. Numeric Literals

- (2) The base (the numeric value of the decimal numeral preceding the first #) shall be at least two and at most sixteen. The extended_digits A through F represent the digits ten through fifteen respectively. The value of each extended_digit of a based_literal shall be less than the base.
- (3) The conventional meaning of based notation is assumed. An exponent indicates the power of the base by which the value of the based literal without the exponent is to be multiplied to obtain the value of the based literal with the exponent. The base and the exponent, if any, are in decimal notation. The extended_digits A through F can be written either in lower case or in upper case, with the same meaning.

Appendix 2.4.3 Rational Literals

A rational literal is the ratio of two integers.

```
rational_literal ::=
  [ [-] dividend_integer_literal ] [-] divisor_integer_literal ]
```

Appendix 2.4.4 Complex Literals

A complex literal is a pair of real numbers for the real part and imaginary part.

```
complex_literal ::=
   [ [-] real_literal : [-] imaginary_part_real_literal ]
```

Appendix 2.5 String Literals

A string_literal is formed by a sequence of graphic characters (possibly none) enclosed between two string brackets: ` and ' .⁴

```
string_literal ::= "{string_element}*"
string_element ::= "" | non_string_bracket_graphic_character
```

- (2) The sequence of characters of a string literal is formed from the sequence of string elements between the string bracket characters, in the given order, with a string element that is "" becoming " in the sequence of characters, and any other string element being reproduced in the sequence.
- (3) A null string literal is a string literal with no string elements between the string bracket characters.

Appendix 2.6 Comments

 A comment starts with two adjacent hyphens and extends up to the end of the line. A comment may appear on any line of a program.

⁴BLESS string literals are different from AADL string literals which use " as string bracket characters.

comment ::= --{non_end_of_line_character}*

(2) The presence or absence of comments has no influence on whether a program is legal or illegal. Furthermore, comments do not influence the meaning of a program; their sole purpose is the enlightenment of the human reader.

Chapter 3_

Appendix: Package and Properties

Two property sets and a package of data types are predeclared.

(1) Property set BLESS defines:

Assertion what is true about an event or data sent by, or arriving at a port

Typed data type as defined in Chapter Z.8

Invariant what is always true about a component

Precondition what must be true before a subprogram is called

Postcondition what will be true when a subprogram returns

```
property set BLESS is
Assertion : aadlstring applies to ( all );
Typed : aadlstring applies to ( all );
Invariant : aadlstring applies to ( all );
Precondition : aadlstring applies to ( subprogram );
Postcondition : aadlstring applies to ( subprogram );
end BLESS;
```

(2) Property set BLESS_Properties defines:

Supported Operators what operators apply to elements of a type

Supported Relations what relations apply to elements of a type

Radix radix position for fixed-point types

```
property set \package_Properties is
with AADL_Project;
Supported_Operators : list of aadlstring applies to ( data );
    --used to define arithmetic operator symbols supported by a type
```

```
Supported_Relations : list of aadlstring applies to ( data );
    --used to define relation symbols supported by a type
Radix : AADL_Project::Size_Units applies to ( data );
    --location of the radix point for fixed-point representation
    --counting from most significant bit
end BLESS_Properties;
```

- (3) These data components in the package, BLESS_Types represent ideal values: integers without upper or lower bounds, real numbers of infinite precision, strings with unbound length. Actual types, with ranges and bounds, must substitute for ideal types, either explicitly or automatically.
- (4) Chapter Z.8 uses the standard Data Modeling annex (Data_Model and Base_Types) to define correspondence with types built in to BLESS.

```
package BLESS public
with Base_Types, BLESS_Properties, Data_Model, BLESS;
 data Integer extends Base_Types::Integer
 properties --operators and relation symbols defined for Integer
   BLESS::Typed => "integer";
   BLESS_Properties::Supported_Operators =>
        ("+", "*", "-", "/", "mod", "rem", "**");
   BLESS_Properties::Supported_Relations => ("=", "!=", "<", "<=", ">=", ">");
  --how should conversion routines be declared?
end Integer;
data Natural extends Base_Types::Natural
 properties --operators and relation symbols defined for Natural
   BLESS::Typed => "natural";
   BLESS_Properties::Supported_Operators =>
       ("+", "*", "-", "/", "mod", "rem", "**");
   BLESS_Properties::Supported_Relations => ("=", "!=", "<", "<=", ">=", ">");
end Natural:
data Real extends Base_Types::Float
 properties --operators and relation symbols defined for Float
   BLESS::Typed => "real";
   BLESS_Properties::Supported_Operators => ("+", "*", "-", "/", "**");
BLESS_Properties::Supported_Relations => ("=", "!=", "<", "<=", ">=", ">");
end Real;
data String extends Base_Types::String
 properties --operators and relation symbols defined for String
   BLESS::Typed => "string";
   BLESS_Properties::Supported_Operators => ("+", "-"); --just concatenation
   BLESS_Properties::Supported_Relations => ("=", "!=", "<", "<=", ">=", ">");
end String;
data Fixed_Point
 properties --operators and relation symbols defined for fixed-point arithmetic
   BLESS::Typed => "rational";
   BLESS_Properties::Supported_Operators => ("+", "*", "-", "/", "**");
   BLESS_Properties::Supported_Relations => ("=", "!=", "<", "<=", ">=", ">");
   Data_Model::Data_Representation => Integer;
end Fixed_Point;
data Time extends Real
```

Chapter 3. Appendix: Package and Properties

end Time;

```
data flag extends Base_Types::Boolean --boolean flag
    properties
    BLESS::Typed=>"boolean";
end flag;
end BLESS_Types;
```

Chapter 3. Appendix: Package and Properties

Chapter 4

Appendix: Alphabetized Grammar

```
action ::=
  basic_action
  | behavior_action_block
  | alternative | for_loop
  | forall_action
  | while_loop
  | do_until_loop
                                                                                    §Z.6.3 p48
  | locking_action
actual_assertion_parameter ::=
                                                                                    §Z.9.4.6 p109
  formal_identifier : actual_assertion_expression
actual_assertion_parameter_list ::=
  actual_assertion_parameter
                                                                                    §Z.9.3.5 p100
    { , actual_assertion_parameter }*
                                                                                    §Z.5.8 p45
actual_parameter ::= target | expression
alternative ::=
  if guarded_action { [] guarded_action }+ fi
  if ( boolean_expression_or_relation ) behavior_actions
  { elsif ( boolean_expression_or_relation )
    behavior_actions }*
  [ else behavior_actions ]
                                                                                    §Z.6.7 p55
  end if
                                                                                    §Z.8.7 p85
array_range_list ::= natural_range { , natural_range }*
                                                                                    §Z.3.3 p23
array_size ::= [ natural_value_constant
                                            1
                                                                                    §Z.8.7 p85
array_type ::= array [ array_range_list ] of type
```

```
asserted action ::=
  [ precondition_assertion ]
  action
                                                                                 §Z.6.2 p47
  [ postcondition_assertion ]
assertion ::=
  << ( assertion_predicate
  | assertion function
  | assertion_enumeration
                                                                                  §Z.9.2 p93
  | assertion enumeration invocation ) >>
assertion_annex_library ::=
                                                                                  §Z.9.1 p92
  annex Assertion {** { assertion }+ ** };
assertion enumeration ::=
  asserion_enumeration_label_identifier :
    parameter_identifier +=>
                                                                                  §Z.9.2.4 p96
  enumeration_pair { , enumeration_pair }*
assertion_enumeration_invocation ::=
  +=> assertion_enumeration_label_identifier
                                                                                  §Z.9.4.7 p109
  ( actual_assertion_parameter )
assertion_expression ::=
  assertion_subexpression
    [ { + assertion_subexpression }+
    | { * assertion_subexpression }+
    _ assertion_subexpression
    | / assertion_subexpression
    | ** assertion_subexpression
    | mod assertion_subexpression
    rem assertion_subexpression ]
  | sum logic_variables [ logic_variable_domain ]
      of assertion_expression
  | product logic_variables [ logic_variable_domain ]
      of assertion_expression
  numberof logic_variables [ logic_variable_domain ]
                                                                                  §Z.9.4 p104
      that subpredicate
assertion_function ::=
  [ label identifier : [ formal assertion parameter list ] ]
                                                                                 §Z.9.2.3 p95
   := ( assertion_expression | conditional_assertion_function )
assertion_function_invocation ::=
  assertion_function_identifier
    ( [ assertion_expression |
    actual_assertion_parameter
                                                                                 §Z.9.4.6 p109
    { , actual_assertion_parameter }* ] )
```

SAE INTERNATIONAL

<pre>assertion_predicate ::= [label_identifier : [formal_assertion_parameter_list] :] predicate</pre>	§Z.9.2.2 p94
<pre>assertion_range ::= assertion_subexpression range_symbol assertion_subexpression</pre>	§Z.9.3.6 p101
<pre>assertion_subexpression ::= [- abs] timed_expression assertion_type_conversion</pre>	§Z.9.4 p105
<pre>assertion_type_conversion ::= (natural integer rational real complex time) parenthesized_assertion_expression</pre>	§Z.9.4 p105
<pre>assertion_value ::= now tops timeout value_constant variable_name assertion_function_invocation port_value</pre>	\$Z.9.4.3 p107
<pre>assignment ::= variable_name ['] := (expression record_term any)</pre>	§Z.6.4.2 p50
<pre>(for subprograms) basic_action ::= skip assignment simultaneous_assignment when_throw subprogram_invocation</pre>	§Z.10.2 p114
<pre>(for threads) basic_action ::= skip assignment simultaneous_assignment communication_action timed_action when_throw combinable_operation issue_exception computation_action</pre>	§Z.6.4 p49
<pre>behavior_action_block ::= [quantified_variables] { [behavior_actions] } [timeout behavior_time] [catch_clause]</pre>	§Z.6.8 p57
<pre>behavior_actions ::= asserted_action sequential_composition concurrent_composition</pre>	§Z.6.1 p47

Chapter 4. Appendix: Alphabetized Grammar

```
behavior annex ::=
  [ assert { assertion }+ ]
  [ invariant assertion ]
  [ variables ]
  states { behavior_state }+
                                                                               §Z.3.1 p18
  [ transitions ]
behavior_state ::=
  behavior_state_identifier
                                                                               §Z.3.2 p19
     : [initial] [complete] [final] state [ assertion ] ;
                                                                               §Z.6.4.4 p51
behavior_time ::= integer_expression unit_identifier
behavior_transition ::=
    [ behavior_transition_label : ]
    source_state_identifier { , source_state_identifier }*
    -[ [ transition_condition ] ]-> destination_state_identifier
   [ { [ behavior_actions ] } ] [ assertion ] ;
                                                                               §Z.3.4 p24
behavior_transition_label ::=
                                                                               §Z.3.4 p24
    transition_identifier [ [ priority_natural_literal ] ]
behavior_variable ::=
  §Z.3.3 p23
  : [ modifier ] type [ := value_constant ] [ assertion ] ;
case_choice ::=
                                                                               §Z.7.7 p76
  ( boolean_expression_or_relation ) -> expression
case_expression ::=
                                                                               §Z.7.7 p76
  ( case_choice { , case_choice }+ )
catch_clause ::=
                                                                               §Z.6.11 p63
  catch ( ( exception_label : basic_action ) )+
combinable_operation ::=
 fetchadd
 ( target_variable_name ,
  arithmetic_expression [, result_identifier] )
 | ( fetchor | fetchand | fetchxor )
 ( target_variable_name , boolean_expression
   [, result_identifier] )
 swap
 ( target_variable_name , reference_variable_name
                                                                               §Z.6.13 p66
   , result_identifier )
communication_action ::=
  subprogram invocation
  output_port_name ! [ ( expression ) ]
  input_port_name ? ( target )
                                                                               §Z.5.1 p37
  | frozen_input_port_name >>
                                                                               §Z.4.2 p32
completion_relative_timeout_catch ::= timeout behavior_time
```

Chapter 4. Appendix: Alphabetized Grammar

<pre>component_element_reference ::= subcomponent_identifier bound_prototype_identifier feature_identifier self</pre>	§Z.7.2.2 p72
<pre>computation_action ::= computation (behavior_time [behavior_time]) [in binding (processor_unique_component_classifier_reference { , processor_unique_component_classifier_reference }+)]</pre>	§Z.6.4.4 p51
<pre>concurrent_composition ::= asserted_action { & asserted_action }+</pre>	§Z.6.6 p54
<pre>conditional_assertion_expression ::= (predicate ?? assertion_expression</pre>	§Z.9.4.4 p107
<pre>conditional_assertion_function ::= (condition_value_pair { , condition_value_pair }*)</pre>	§Z.9.4.5 p108
<pre>conditional_expression ::= (boolean_expression_or_relation ?? expression : expression) (if boolean_expression_or_relation then expression else expression)</pre>	§Z.7.6 p75
condition_value_pair ::= parenthesized_predicate -> assertion_expression	§Z.9.4.5 p108
<pre>constant_number_range ::= [[-] numeric_constant [-] numeric_constant] data_component_name ::= { package_identifier :: }* data_component_identifier [. implementation_identifier]</pre>	\$Z.8.6 p83 \$Z.8.4 p82
declarator ::= identifier { array_size }*	§Z.3.3 p23
<pre>dispatch_condition ::= on dispatch [dispatch_expression] [frozen frozen_ports] dispatch_conjunction ::=</pre>	\$Z.4.1 p30
<pre>dispatcn_trigger { and dispatch_trigger }* dispatch_expression ::= dispatch_conjunction { or dispatch_conjunction }* stop dispatch_relative_timeout_catch completion_relative_timeout_catch provides_subprogram_access_identifier</pre>	\$Z.4.1 p30
dispatch_relative_timeout_catch ::= timeout	§Z.4.2 p32
<pre>dispatch_trigger ::= in_event_port_name in_event_data_port_name</pre>	§Z.4.1 p30

Chapter 4. Appendix: Alphabetized Grammar

SAE INTERNATIONAL

```
do_until_loop ::=
  do
  [ invariant assertion ]
  [ bound integer_expression ]
  behavior_actions
                                                                                    §Z.6.10.3 p63
  until ( boolean_expression_or_relation )
                                                                                    §Z.9.2.4 p96
enumeration_pair ::= enumeration_literal_identifier -> predicate
enumeration type ::=
  enumeration
  ( defining enumeration literal identifier
                                                                                    §Z.8.5 p82
  { defining_enumeration_literal_identifier }* )
                                                                                    §Z.9.3.10 p103
event ::= < port_variable_or_state_identifier >
event expression ::=
  [not] event
  event_subexpression (and event_subexpression) +
  event_subexpression (or event_subexpression) +
                                                                                    §Z.9.3.10 p103
  | event - event
event subexpression ::=
                                                                                    §Z.9.3.10 p103
  [ always | never ] ( event_expression ) | event
event_trigger ::=
  in_event_subcomponent_port_reference
  in_event_data_subcomponent_port_reference
                                                                                    §Z.3.7 p28
  ( trigger_logical_expression )
                                                                                    §Z.6.11 p63
exception_label ::= ( exception_identifier )+ | all
execute_condition ::=
                                                                                    §Z.3.5 p26
  boolean_expression_or_relation | timeout | otherwise
existential quantification ::=
   exists logic_variables logic_variable_domain
                                                                                    §Z.9.3.9 p103
   that predicate
```
```
expression ::=
  subexpression
  [ { + numeric_subexpression }+
  | { * numeric_subexpression }+
      - numeric_subexpression
      / numeric_subexpression
      mod natural subexpression
      rem integer_subexpression
      ** numeric_subexpression
  | { and boolean_subexpression }+
  | { or boolean_subexpression }+
  { xor boolean_subexpression }+
      and then boolean_subexpression
                                                                                  §Z.7.4 p74
      or else boolean_subexpression ]
expression_or_relation ::=
                                                                                  §Z.7.5 p75
  subexpression [ relation_symbol subexpression ]
for_loop ::=
  for integer_identifier
    in integer_expression .. integer_expression
  [ invariant assertion ]
                                                                                  §Z.6.10.2 p62
  asserted_action
forall_action ::=
  forall variable_identifier { , variable_identifier }*
    in integer_expression .. integer_expression
                                                                                  §?? p??
    behavior_action_block
formal_assertion_parameter ::=
                                                                                  §Z.9.2.1 p94
  parameter_identifier [ type_name ]
formal assertion parameter list ::=
  formal assertion parameter
                                                                                   §Z.9.2.1 p94
  { , formal_assertion_parameter }*
formal_expression_pair ::=
                                                                                  §Z.7.8 p77
  formal_identifier => actual_expression
                                                                                  §Z.4.1 p31
frozen_ports ::= in_port_name { , in_port_name }*
function call ::=
  { package_identifier :: }*
                                                                                  §Z.7.8 p77
  function_identifier ( [ function_parameters ] )
function parameters ::=
                                                                                  §Z.7.8 p77
  formal_expression_pair { , formal_expression_pair }*
guarded_action ::=
                                                                                  §Z.6.7 p55
  ( boolean expression or relation ) ~> behavior actions
index_expression_or_range ::=
                                                                                  §Z.7.3 p72
    integer_expression [ .. integer_expression ]
```

```
integer expression ::=
  [ - ]
  ( integer_assertion_value
  ( integer_expression - integer_expression )
  ( integer_expression / integer_expression )
  ( integer_expression { + integer_expression }+ )
                                                                                   §Z.9.3.4 p99
  ( integer_expression { * integer_expression }+ ) )
internal condition ::=
                                                                                   §Z.3.6 p27
  on internal internal_port_name { or internal_port_name }*
issue_exception ::=
  exception
                                                                                   §Z.6.4.5 p52
  ( [ exception_state_identifier , ] message_string_literal )
locking_action ::=
  *!< | *!>
  | required_data_access_name !<
                                                                                   §Z.6.12 p64
  | required_data_access_name !>
logic variable domain ::=
  in ( assertion_expression range_symbol assertion_expression
                                                                                   §Z.9.3.8 p102
    | predicate )
logic_variables ::=
  logic_variable_identifier { , logic_variable_identifier }*
                                                                                   §Z.9.3.8 p102
  : type
logical_operator ::=
                                                                                   §Z.3.7 p28
  and | or | xor | and then | or else
                                                                                   §Z.3.7 p27
mode_condition ::= on trigger_logical_expression
                                                                                   §Z.3.3 p23
modifier ::= nonvolatile | constant | shared | spread | final
name ::=
  root_identifier { [ index_expression_or_range ] }*
                                                                                   §Z.7.3 p72
    { . field_identifier { [ index_expression_or_range ] }* }*
natural_number ::=
natural_integer_literal
 | natural_constant_identifier
                                                                                   §Z.8.7 p85
 | natural_property
                                                                                   §Z.8.7 p85
natural_range ::= natural_number [ .. natural_number ]
number type ::=
  (natural | integer | rational | real | complex | time )
  [ constant_number_range ]
                                                                                   §Z.8.6 p83
  [ units aadl_unit_literal_identifier ]
                                                                                   §Z.8.6 p83
numeric_constant ::= numeric_literal | numeric_property
                                                                                   §Z.5.8 p45
parameter ::= [ formal_parameter_identifier : ] actual_parameter
```

```
parameter_list ::= parameter { , parameter }*
                                                                                    §Z.5.8 p45
parenthesized assertion expression ::=
  ( assertion_expression )
  | conditional assertion expression
                                                                                    §Z.9.4.2 p106
  | record term
                                                                                    §Z.9.3.7 p102
parenthesized_predicate ::= ( predicate )
port name ::=
  { subcomponent_identifier . }* port_identifier
                                                                                    §Z.5.1 p37
    [ [ natural_literal ] ]
port_event_timeout_catch ::=
  timeout ( port_identifier { [ or ] port_identifier }* )
                                                                                    §Z.4.2 p33
    behavior_time
port_value ::=
                                                                                    §Z.7.9 p78
  in_port_name ( ? | 'count | 'fresh | 'updated )
predicate ::=
  universal_quantification
  | existential_quantification
  | subpredicate
    [ { and subpredicate }+
    | { or subpredicate }+
    | { xor subpredicate }+
    | implies subpredicate
    | iff subpredicate
                                                                                    §Z.9.3 p96
    | -> subpredicate ]
predicate_invocation ::=
  assertion_identifier
                                                                                    §Z.9.3.5 p100
   ( [ assertion_expression | actual_assertion_parameter_list ] )
predicate_relation ::=
  assertion_subexpression relation_symbol assertion_subexpression
  | assertion_subexpression in assertion_range
                                                                                    §Z.9.3.6 p101
  shared_integer_name += assertion_subexpression
property ::=
                                                                                    §Z.7.2.1 p71
  property_constant | property_reference
property_constant ::=
                                                                                    §Z.7.2.1 p71
  property_set_identifier :: property_constant_identifier
property_field ::=
  [ integer_value ]
  | . field_identifier
  upper bound
  | . lower_bound
                                                                                    §Z.7.2.2 p72
                                                                                    §Z.7.2.2 p72
property_name ::= property_identifier { property_field }*
```

<pre>property_reference ::= (# [property_set_identifier ::] component_element_reference # unique_component_classifier_reference # self #) property name</pre>	\$Z.7.2.2 p71
<pre>quantified_variables ::= declare { behavior_variable }+</pre>	§Z.6.8 p57
range_symbol ::=	§Z.9.3.6 p101
<pre>record_field ::= defining_field_identifier : type ;</pre>	§Z.8.8 p86
record_term ::= ({ record_value }+)	§Z.6.4.2 p50
record_type ::= record ({ record_field }+)	§Z.8.8 p86
record_value ::= <i>field_</i> identifier => value ;	§Z.6.4.2 p50
relation_symbol ::= = < > <= >= != <>	§Z.9.3.6 p101
<pre>sequential_composition ::= asserted_action { ; asserted_action }+</pre>	§Z.6.5 p52
<pre>simultaneous_assignment ::= (variable_name ['] { , variable_name ['] }+ := (expression record_term any) { , (expression record_term any) }+)</pre>	\$Z.6.4.3 p51
<pre>subcomponent_port_reference ::= subcomponent_identifier { subcomponent_identifier }* port_identifier</pre>	§Z.3.7 p28
<pre>subexpression ::= [- not abs] (value (expression_or_relation) conditional_expression case_expression)</pre>	\$Z.7.5 p75
<pre>subpredicate ::= [not] (true false stop predicate_relation timed_predicate event_expression def logic_variable_identifier)</pre>	§Z.9.3.1 p97
<pre>subprogram_annex_subclause ::= annex Action {** subprogram_behavior **} ;</pre>	§Z.10 p112

Chapter 4. Appendix: Alphabetized Grammar

```
subprogram behavior ::=
  [ assert { assertion }+ ]
  [ pre assertion ]
  [ post assertion ]
  [ invariant assertion ]
                                                                                  §Z.10.1 p112
  behavior_action_block
subprogram_invocation ::=
                                                                                  §Z.5.8 p44
  subprogram_name ( [parameter_list] )
subprogram_name ::=
  subprogram_prototype_name
  required_subprogram_access_name
  subprogram_subcomponent_name
  | subprogram_unique_component_classifier_reference
  | required_data_access_name . provided_subprogram_access_name
                                                                                  §Z.5.8 p44
  | local_variable_name . provided_subprogram_access_name
                                                                                   §Z.5.1 p37
target ::= local_variable_name | output_port_name
time_expression ::=
  time_subexpression
  | time_subexpression - time_subexpression
  time_subexpression / time_subexpression
  | time_subexpression { + time_subexpression }+
                                                                                  §Z.9.3.3 p98
  | time_subexpression { * time_subexpression }+
time_subexpression ::= [ - ]
  ( time_assertion_value
  ( time_expression )
                                                                                  §Z.9.3.3 p99
  | assertion_function_invocation )
timed expression ::=
    ( assertion_value
      | parenthesized_assertion_expression
      predicate_invocation )
                                                                                  §Z.9.4.1 p106
    [ ' | ^ integer_expression | @ time_expression ]
timed_predicate ::=
  ( name | parenthesized_predicate | predicate_invocation )
                                                                                   §Z.9.3.2 p98
  [ ' | @ time expression | ^ integer expression ]
transition_condition ::=
  dispatch_condition
  | execute condition
  | mode_condition
                                                                                   §Z.3.4 p24
  | internal condition
                                                                                  §Z.3.4 p24
transitions ::= transitions { behavior_transition }+
trigger_logical_expression ::=
                                                                                  §Z.3.7 p27
  event_trigger { logical_operator event_trigger }*
```

SAE INTERNATIONAL

```
type ::=
  type name
  | number_type
  | enumeration_type
  | array_type
  | record_type
  | variant_type
  | boolean
                                                                                    §Z.8.3 p81
  | string
type_name ::=
  { package_identifier :: }* data_component_identifier
    [ . implementation_identifier ]
  | natural | integer | rational | real
                                                                                    §Z.9.2.1 p94
  | complex | time | string
unique_component_classifier_reference ::=
  { package_identifier :: }* component_type_identifier
                                                                                    §Z.7.2.2 p72
  [ . component_implementation_identifier ]
universal_quantification ::=
  all logic variables logic variable domain
                                                                                    §Z.9.3.8 p102
  are predicate
(for subprograms)
value ::=
  variable_name | value_constant | function_call
                                                                                    §Z.10.3 p114
  incoming_subprogram_parameter_identifier | null
(for threads)
value ::=
 now | tops | timeout | null |
  | value_constant | in mode ( { mode_identifier }+ )
                                                                                    §Z.7.1 p70
  variable_name | function_call | port_value
value_constant ::=
  true | false | numeric_literal | string_literal
                                                                                    §Z.7.2 p71
  | property_constant | property_reference
                                                                                    §Z.3.3 p22
variables ::= variables { behavior_variable }+
variant_type ::=
  variant [ discriminant_identifier ]
                                                                                    §Z.8.9 p87
  ( { record_field }+ )
when_throw ::=
                                                                                    §Z.6.11 p64
  when ( boolean_expression ) throw exception_identifier
while_loop ::=
  while ( boolean_expression_or_relation )
  [ invariant assertion ]
  [ bound integer_expression ]
                                                                                    §Z.6.10.1 p61
  behavior action block
```

Alphabetized Lexicon

base ::= digit [digit]	§2.4.2 p133
<pre>based_integer_literal ::= base # based_numeral # [positive_exponent]</pre>	§2.4.2 p133
based_numeral ::= extended_digit [_] extended_digit	§2.4.2 p133
<pre>character ::= graphic_character format_effector</pre>	§2.1 p130
<pre>comment ::={non_end_of_line_character}*</pre>	§2.6 p134
<pre>complex_literal ::= [-] real_literal : [-] imaginary_part_real_literal]</pre>	§2.4.4 p134
decimal_integer_literal ::= numeral	§2.4.1 p133
<pre>decimal_real_literal ::= numeral . numeral [exponent]</pre>	§2.4.1 p133
digit ::= 0 1 2 3 4 5 6 7 8 9	§2.1 p131
exponent ::= (E e) [+] numeral (E e) - numeral	§2.4.1 p133
extended_digit ::= digit A B C D E F a b c d e f	§2.4.2 p133
<pre>format_effector The control functions of ISO 6429 called character tabulation (HT), line tabulation (VT), carriage return (CR), line feed (LF), and form feed (FF).</pre>	§2.1 p131
graphic_character ::= identifier_letter digit space_character special_character	§2.1 p130
identifier ::= identifier_letter {[_] letter_or_digit}*	§2.3 p132
<pre>identifier_letter upper_case_identifier_letter lower_case_identifier_letter</pre>	§2.1 p130
integer_literal ::= decimal_integer_literal based_integer_literal	§2.4 p133
letter_or_digit ::= identifier_letter digit	§2.3 p132
lower_case_identifier_letter Any character of Row 00 of ISO 10646 BMP whose name begins Latin Small Letter.	\$2.1 p131
numeral ::= digit {[_] digit}*	§?? p??
<pre>numeric_literal ::= integer_literal real_literal rational_literal complex_literal</pre>	§2.4 p133
other_control_character Any control character, other than a format_effector, that is allowed in a comment; the set of other_control_functions allowed in comments is implementation defined.	\$2.1 p131

<pre>rational_literal ::= [[-] dividend_integer_literal [-] divisor_integer_literal]</pre>	§2.4.3 p134
real_literal ::= decimal_real_literal	§2.4 p133
space_character The character of ISO 10646 BMP named Space.	§2.1 p131
<pre>special_character Any character of the ISO 10646 BMP that is not reserved for a control function, and is not the space_character, an identifier_letter, or a digit.</pre>	§2.1 p131
<pre>string_element ::= "" non_string_bracket_graphic_character</pre>	§2.5 p134
string_literal ::= "{string_element}*"	§2.5 p134
upper_case_identifier_letter Any character of Row 00 of ISO 10646 BMP whose name begins Latin Capital Letter.	§2.1 p131

Index

| such that, 114, 124 boolean^B boolean, 115 ||A|| cardinality, 115 R^{\star} transitive reflexive closure, 116 R^+ transitive irreflexive closure, 116 C complex, 83, 115 relational composition, 116 \Downarrow concurrent combination, 120 || concurrent, 119 \land conjunction, 117, 124 ∨ disjunction, 117, 124 Ø empty set, 115 \equiv equivalence, 115 ⊕ exclusive disjunction, 117 3 exists, 124 ∀ for all, 119, 124 \leftrightarrow if-and-only-if, 117 \rightarrow implication, 117, 124 \in element of set, 115 \mathbb{Z} integer, 83, 115 \cap intersection, 115 M meaning, 120 N₀ natural, 83, 115 not, 96 ∉ not element of set, 115 ∟, 118, 119 ⊑, 118 rightarrow permutation, 118 \times product, 116 ∏ product of, 121 Q rational, 83, 115

ℝ real, 83, 115 \sim sequential combination, 120 \subseteq subset, 115 true, 96 ⊤ true, 124 \cup union, 115 V. top. 80 concurrent composition, 53 > assertion delimeters, 92 := assign, 23 := assertion-function, 94 [] alternative, 54 {} body, 56 :: name separator, 76 :,74 .. closed interval, 61, 84 ,, open interval, 100, 121 , . open left, 100, 121 ., open right, 100, 121 .. closed interval, 100, 121 +=> assertion-enumeration, 95 () ~> guard, 54 periods hence or previously, 97 ^ periods hence or previously, 105 -> enumeration pair, 95 -> implies, 95 ? get port value, 41 ?? conditional, 74 ?? conditional, 106 ; sequential composition, 51 next, 97 1 ^r next, 105

-[]-> transition, 24	D.2(7), 15
	D.2(8), 15
abort, 33, 34	D.2(9), 15
Access_Time, 42	D.3(1), 17
action, 47	D.3(12), 20
Action annex sublanguage, 111	D.3(13), 19
actual parameters, 93	D.3(18), 26
all, 62	D.3(19), 24
all-are, 101	D.3(20), 24
AllItems, 40	D.3(22), 17
alphabet, 118	D.3(24), 19
alternative, 54	D.3(26), 24
and, 73	D.3(27), 25, 30
and-then, 73	D.3(28), 25, 30
annex subclause, 4	D.3(3), 17
antisymmetric, 116	D.3(6), 22
any, 49	D.3(8), 19
array, 72, 84	D.3(9), 19
array type, 84	D.3(C1), 18, 21
ASER, 45	D.3(C2), 18, 21
assert clause, 18	D.3(C3), 21, 25
asserted action, 46	D.3(C4), 21, 28
assertion, 92	D.3(C5), 22
Assertion annex libraries, 91	D.3(L1), 18, 21
Assertion-enumerations, 91	D.3(L11), 57
Assertion-functions, 91	D.3(L2), 21
assertion-predicate, 93	D.3(L3), 21, 25
Assertion-predicates, 91	D.3(L4), 21
assertion-value, 106	D.3(L5), 31
automata, 126	D.3(L6), 21
Await_Dispatch, 25	D.3(L7), 21
	D.3(L8), 21, 25
BA quotation	D.3(L9), 31
intro (1), 3	D.3(N1), 18
intro (2), 3	D.3(N2), 25
intro (3), 4	D.4(1), 30
scope (1), 4	$D_4(2)_{29}$
D.1(4), 12, 13	$D_{4(3)} 29$
D.2(1), 14	$D_{4}(4)$ 30
D.2(10), 16	$D_{4}(5)$ 32 33
D.2(11), 16	D.4(6), 02, 00
D.2(2), 14	D.4(0), 30, 34
D.2(3), 14	D A(8) 20 34
D.2(4), 15	D.+(0), 20, 34 DA(CA) 28
D.2(5), 15	D.4(04), 20
D.2(6), 15	D.4(L1), 31
	D.+(L Z), 33

Index

D.4(N1), 31, 34
D.4(N2), 31, 34
D.5(1), 36
D.5(10), 112
D.5(11), 42
D.5(12), 42
D.5(13), 42
$D_{5(14)}$ 43
$D_{5(15)}$ 43
$D_{5(16)}, 10$
$D_{5}(17), 42$
D.5(18) AA
D.5(10), 44
D.5(19), 45
D.5(2), 30
D.5(20), 35
D.5(21), 35, 45
D.5(3), 37
D.5(4), 38, 39
D.5(5), 39
D.5(6), 37, 38
D.5(7), 38
D.5(9), 40, 41
D.5(C1), 38
D.5(C2), 43
D.6(1), 46
D.6(10), 36
D.6(11), 51, 52
D.6(14), 45
D.6(15), 49
D.6(16), 49
D.6(18), 50
$D_{6}(2)$ 47
$D_{6}(21)$ 49
$D_{6(3)}$ 48
$D_{0}(0), 40$
D.0(4), 40
D.0(3), 30
D.6(L1), 49
D.6(L2), 61
D.b(L3), 53
D.6(L4), 53
D.6(L5), 45
D.6(L7), 64
D.6(L8), 50
D.6(N1), 61
D.7(1), 72
D.7(10), 71

D.7(11), 71 D.7(2), 72 D.7(3), 69 D.7(4), 70 D.7(5), 72 D.7(6), 129 D.7(7), 132 D.7(9), 71 D.7(L3), 73 D.7(L5), 73 R.7(12), 72 before, 119 behavior action block, 56 behavior actions, 46, 61 behavior state, 123 behavior variables, 22 behavior_transition, 25 behavior_transition_label, 26 big step, 128 bijective, 117 **BLESS Differs from BA** assert and invariant sections, 18 or optional in port lists, 33 skip, 48 timeout as dispatch trigger, 30 assertions around actions, 46 BA has no types, 80 catch clause, 56 empty dequeue exception, 41 formal-actual subprogram parameters, 45 has variable assertion, 23 if [] fi, 54 issue exception, 51 local variables for block, 56 mandatory states keyword, 18 mode instead of external condition, 24, 27 mode trigger, 27 no for subprogram invocation, 44 no local variable properties, 70 no variable properties, 23 only integer range, 58, 61 operator precedence, 73 port identifiers must have ? or ', 77 port list on port event timeout, 32 port names must have suffix: ? or ', 77

record assignment, 49 restricted to subcomponent port, 28 simultaneous assignment, 49 single state identifier allowed, 19 states may have assertions, 19 subprogram basic actions, 113 subprogram values, 113 subprograms have no transitions, 111 timeout, 33 transitions may have assertions, 24 type more general, 23 variable persistence, 22 variables have no property associations, 22 bound, 60 bound function, 60 call sequence, 17 cardinality, 115 Cartesian product, 116 case expression, 75 catch, 62 catch clause, 56 character, 129 clock, 125 clock operator, 122 closure, 116 co-domain, 117 combinable operations, 64 communication action, 36 Complement, 123 complement, 117 complete, 19-22, 25, 29, 34, 38, 118 complete state, 20 complex, 82 complex literal, 132, 133 component halted, 33, 34 components, 116 compound delimiters, 131 computation action, 50 concatenation, 118 Concurrency_Control_Protocol, 42, 112 concurrent, 64 concurrent formula composition, 52 concurrent lattice combination, 120 conditional assertion expression, 106 conditional assertion function, 106

conditional expression, 74 Conjunction, 124 conjunction, 117 constant, 23, 70 Contradiction, 123 count, 39 data component, 81 Data Modeling Annex, 79 def, 96 delimiter, 131 Dequeue_Protocol, 40 device, 12 difference, 115 digit, 130 directed, 119 discriminant, 86 disjoint, 115 Disjunction, 124 disjunction, 117 dispatch condition, 24, 29 dispatch expression, 29 dispatch trigger, 29, 30 dispatch_expression, 31 Dispatch_Protocol, 25, 29, 30 Dispatch_Trigger, 24 dispatch_trigger, 31 Distribution, 124 do, 62 do-until, 62 domain, 117 **else**, 74 empty sequence, 118 enumeration, 81 Equality, 124 event, 30, 102 exception, 62 Excluded Middle, 123 exclusive disjunction, 117 execute condition, 24, 26

exclusive disjunction, 117 execute condition, 24, 26 execution, 21 execution trace, 128 Existential Quantification, 124 existential quantification, 102 exists-that, 102

natural, 82

expression, 72 extended, 21 false, 70, 95, 96, 114 fetchadd, 65 fetchand, 65 fetchor, 65 fetchxor, 65 fi, 54 final, 19-21, 23, 34 final state, 20 Finalize_Entrypoint, 34 fixed point, 117 fixed-point, 115 for, 61 for loop, 61 forall, 58 forall action, 58 formal parameters, 93 format effector, 130 fresh, 39 function, 76, 88, 117 function call, 76 Get_Count. 40 Get_Resource, 42 Get_Value, 38, 40, 41 graph, 119 graphic character, 129 greater than, 118 quards, 54 HSER, 45 Hybrid, 30 hyperperiod, 121 if, 54 **if**,74 if-and-only-if, 117 Implication, 124 implication, 117 in, 58, 96, 101 in data port, 38, 39 in event data port, 39, 41 in event port, 38 in mode, 27, 69

in out, 42 index, 118 initial, 19-21, 34 initial final complete, 34 initial final complete state, 34 Initialize_Entrypoint, 34 injective, 117 Input_Time, 37-39 insertion combination, 120 integer, 82 integer literal, 132 interference free, 58 interference-free, 64 intersection, 115 invariant. 60 invariant clause, 18 irreflexive, 116 issue exception, 51 JP, 4, 18, 25, 26, 28, 38, 44, 47, 51, 53, 55, 57, 59-62, 112, 125-128 label, 24 lattice, 119, 120 lattice state, 122 least element, 118 least upper bound, 118 less than, 118 letter, 130 logic, 123 LSER, 45 meaning, 120 minimum, 115 mod, 73, 103 mode, 4, 17, 21 mode condition, 27 mode conditions, 21 mode_transition, 28 mode_transition_triggers, 25, 28 model time, 121 MultipleItems, 40 n-tuple, 116 name, 71

Index

Next_Value, 38, 40, 41 nonvolatile, 23 not, 74 now, 69, 121 null, 40, 122 number type, 82 numberof, 103 numeric literal, 132 of, 103 on dispatch, 29 one-to-one, 117 Oneltem, 40 onto, 117 or, 73 or-else, 73 ordered pair, 115 out, 42 out event data port, 44 out event port, 43 Output_Time, 37, 43, 44 p'count, 40, 41 p'fresh, 39, 41 p'updated, 40 p?(v), 41 partial order, 118 Period, 25, 30, 33 period-shift, 98 permutation, 118 port trace, 128 post, 111 pre, 111 predicate, 95 Predicate relations, 100 product, 103 Put_Value, 43 range, 100, 117 rational, 82 rational literal, 132, 133 Read_Empty_Event_Data_Port, 41 real, 82 real literal, 132 real time, 121 Receive_Input, 37-41

Reconciliation >> freeze port, 37 cand \rightarrow and then, 28 $cor \rightarrow or else, 28$ absolute value, 74, 104 add if-elsif-else, 54 and then, 73 behavior action block, 24 call sequence, 17 computation action, 50 inequality, 74, 100 locking actions, 63 mode, 28 multiple identifier package names, 81 non-dequeued port, 40 or else. 73 rem, 73 removed \$ from function invocation, 76 transition priority, 24 record, 72, 85, 88 record term, 49 record type, 85 reflexive, 116 relation, 116 relational composition, 116 Release_Resource, 42 rem, 103 requires data access, 23 restriction, 117 satisfy, 123 semi-synchronous, 35 Send_Output, 43 separator, 131 sequence, 118 sequential formula composition, 51 sequential lattice combination, 120 set, 114 shared, 23, 64 skip, 48 slice, 71 small step, 127 space, 130 special character, 130 spread, 23, 64 state, 19, 124

state transition system, 18 stop, 31, 33, 96 stop events, 30 stop port, 30, 96 string, 118 subcomponent, 21 subexpression, 74 subjective, 117 subprogram, 12, 76 subprogram invocation, 44 subset, 115 substring, 118 sum, 103 swap, 65 symmetric, 116 synchronous, 35 synchronous product, 127 tautology, 123 **then**, 74 thread, 12, 35 throw, 63 time, 82 time-expression, 97 time-of-previous-suspension, 32 Time_Units, 33 Timed, 30, 32, 33 timed dispatch protocol, 15 timed expression, 105 timed formula, 125 timed predicate, 96 Timeout, 32 timeout, 30-32, 69 Timing_Properties::Time, 33 tops, 32, 69, 106 transition system, 127 transition_condition, 25 transitions, 24 transitive, 116 true, 70, 95, 114 tuple, 117 type, 80, 121 union, 115 units, 82, 84 Universal Quantification, 124

universal quantification, 101 unsatisfiable, 123 until, 62 Updated, 40 updated, 39 upper bound, 118 value, 69, 113, 121 variable, 72 variables, 22, 56 variant, 72, 86, 89 variant type, 86 weakest precondition, 47 well synchronized, 28 well-formed, 123 when, 63 while, 60 while loop, 60 xor, 73

Index